My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVFIQ TR
- Part No.:
- W25Q128JVFIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
W25Q128JVFIQ TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVFIQ TR from Winbond is a 3.3V, 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI interfaces, organized into 65,536 × 256-byte pages with uniform 4KB sector erase capability, used for code storage, XIP execution, and firmware parameter retention in industrial embedded systems.
For engineers reviewing the W25Q128JVFIQ TR datasheet, W25Q128JVFIQ TR pinout, W25Q128JVFIQ TR application, or W25Q128JVFIQ TR equivalent, key selection criteria include Quad SPI enable (QE bit), /HOLD vs /RESET pin availability per package, 133MHz max clock rate, hardware write protection via /WP, and JEDEC SFDP compliance for auto-configuration.
Technical Context
The W25Q128JVFIQ TR implements a SPI-compatible command set with three operational modes: Standard SPI (DI/DO), Dual SPI (IO0/IO1), and Quad SPI (IO0–IO3), where Quad mode requires non-volatile QE bit (SR2[1]) to be set. It supports execute-in-place (XIP) via continuous read with wrap and fast read instructions (e.g., EBh for Quad I/O).
Its architecture includes volatile/non-volatile status registers (SR1/SR2/SR3) controlling block protection (BP2–BP0), top/bottom lock (TB), security register locks (LB1–LB3), output drive strength (DRV1/DRV0), and erase/program suspend/resume - all accessible via dedicated SPI instructions like 01h, 31h, and 11h.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), enabling full firmware image storage for mid-tier microcontrollers |
| Interface Support | Standard/Dual/Quad SPI with 133 MHz max CLK; enables 532 MB/s effective bandwidth in Quad I/O mode |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), 32 KB blocks (2,048), 64 KB blocks (256), and chip erase - critical for OTA update partitioning |
| Program/Erase Endurance | ≥100,000 cycles per sector, ensuring long-term reliability in field-updatable systems |
| Data Retention | 20+ years at +85°C, validated for industrial temperature-grade operation (-40°C to +85°C) |
| Power Supply | Single 2.7–3.6 V supply; typical 1 µA power-down current reduces system standby power |
| Security Features | 64-bit unique ID, three 256-byte OTP-lockable security registers, and configurable sector/block lock/unlock (36h/39h/7Eh/98h) |
Pinout & Package
W25Q128JVFIQ TR uses an 8-pin SOIC 208-mil (Package Code S) with no dedicated /RESET pin; /HOLD functionality shares Pin 7, and Quad SPI mode repurposes /WP (Pin 3) and /HOLD (Pin 7) as IO2 and IO3 respectively when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO and standby current when deasserted |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional IO1 in Dual/Quad modes |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware lock for status register when low; becomes IO2 in Quad mode if QE=1 |
| 4 GND | Ground Reference | Signal and power return path; must be low-impedance for timing integrity |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional IO0 in Dual/Quad modes |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 and Mode 3 SPI bus protocols |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing read/write without deselecting; becomes IO3 in Quad mode if QE=1 |
| 8 VCC | Power Supply | 2.7–3.6 V single supply; decoupling capacitor required per datasheet layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI Enable (QE bit) | Non-volatile SR2[1] bit controls IO2/IO3 assignment - essential for high-speed boot code fetch |
| Erase/Program Suspend | 75h/7Ah instructions allow background operations to pause/resume - enables real-time interrupt handling during flash writes |
| Continuous Read with Wrap | 77h instruction configures 8/16/32/64-byte burst wrap - eliminates address overhead for streaming data reads |
| Individual Sector Lock | 36h/39h commands provide per-sector OTP or volatile lock - isolates critical bootloader regions from accidental overwrite |
| SFDP Register Support | 5Ah instruction returns JEDEC JESD216-compliant parameter table - enables automatic driver configuration in Linux/Bare Metal |
Applications
| Industrial HMI Firmware Storage | Medical Device Bootloader Partition |
|---|---|
|
Use Scenario: Storing GUI assets, localization strings, and firmware binaries on a Cortex-M7-based HMI panel operating at -40°C to +85°C. IC Role / Device Role / Timing Role: Primary non-volatile code and asset store accessed via Quad SPI XIP for deterministic boot latency. Use Value: 4KB sector granularity allows independent updates of UI language packs without erasing full application image. |
Use Scenario: Securing bootloader code and calibration tables in an FDA-cleared portable infusion pump with secure boot requirements. IC Role / Device Role / Timing Role: Trusted firmware repository with OTP-locked security registers holding cryptographic keys and device-specific calibration data. Use Value: 64-bit unique ID and LB1–LB3 OTP bits prevent cloning and enforce device-specific firmware binding. |
| Automotive Telematics OTA Module | Smart Grid Edge Controller Configuration |
|
Use Scenario: Hosting dual-application images (active/standby) and differential patch metadata in AEC-Q100-qualified telematics gateway. IC Role / Device Role / Timing Role: High-reliability firmware storage with suspend/resume support to avoid corruption during vehicle ignition cycling. Use Value: ≥100K erase cycles and 20-year data retention ensure 10+ years of safe over-the-air update deployment. |
Use Scenario: Storing grid synchronization parameters, tariff schedules, and firmware configuration profiles in DIN-rail mounted PLCs deployed in substations. IC Role / Device Role / Timing Role: Parameter archive with hardware write protection (/WP pin tied low) preventing runtime misconfiguration. Use Value: Top/Bottom block protect (TB bit) and BP2–BP0 bits isolate critical time-of-use logic from user-modifiable settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-10G | 1.8V core, 104MHz max clock, no /HOLD pin in 8-pin SOIC, lacks SFDP register | Requires level-shifting for 3.3V systems; no auto-configuration support in modern BSPs | Select only for legacy 1.8V designs where Quad SPI is unused and SFDP is unnecessary |
| S25FL128SAGMFI000 | 3.0–3.6V, 133MHz, 4KB sectors, but uses different status register map and lacks /HOLD pin in 8-pin SOIC | Requires firmware porting due to non-identical instruction set (e.g., different QE bit location) | Choose when Cypress-compatible toolchain and security model (secure factory programming) are mandated |
Compared with W25Q128JVFIQ TR, MX25L12833FZNI-10G trades voltage compatibility and configurability for lower active current, while S25FL128SAGMFI000 offers comparable performance but demands register-level firmware adaptation - neither provides identical pinout or instruction behavior in 8-pin SOIC.
Availability
W25Q128JVFIQ TR is available at Aetrix Electronics and suitable for industrial HMI, medical device bootloader, automotive telematics, smart grid controller, and secure IoT edge node applications requiring stable component supply across extended temperature ranges.
Supply support for W25Q128JVFIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including SPI NOR/NAND flash and RAM products for industrial, communications, and consumer markets.
The W25Q series targets high-performance, space-constrained embedded systems needing reliable code storage, XIP execution, and robust security features - designed specifically for industrial-grade reliability and multi-vendor interoperability.
FAQ
What is the maximum SPI clock frequency supported by the W25Q128JVFIQ TR?
The W25Q128JVFIQ TR supports up to 133 MHz for Standard, Dual, and Quad SPI operations. In Quad I/O mode using Fast Read Quad I/O (EBh), this yields an effective throughput of 532 MB/s (133 MHz × 4). This rating is guaranteed across the full industrial temperature range (-40°C to +85°C) and applies to the 8-pin SOIC 208-mil package used in W25Q128JVFIQ TR.
Does the W25Q128JVFIQ TR include a hardware reset pin (/RESET)?
No, the W25Q128JVFIQ TR does not include a dedicated /RESET pin. It uses the 8-pin SOIC 208-mil package (Package Code S), which implements /HOLD on Pin 7 instead. Hardware reset is only available on SOIC-16 (Package Code F) and TFBGA packages. The W25Q128JVFIQ TR supports software reset via the 66h + 99h instruction sequence.
How is Quad SPI mode enabled on the W25Q128JVFIQ TR?
Quad SPI mode is enabled by setting the Quad Enable (QE) bit - bit 1 of Status Register-2 - using the Write Status Register-2 (31h) instruction. Once QE=1, Pins 3 (/WP) and 7 (/HOLD) become IO2 and IO3 respectively. This configuration is non-volatile and persists across power cycles unless explicitly cleared.
What package type is used in the W25Q128JVFIQ TR part number?
The W25Q128JVFIQ TR uses the 8-pin SOIC 208-mil package (Package Code S), as confirmed by Winbond's official ordering information. The "I" in the part number denotes Industrial temperature grade (-40°C to +85°C), and "Q TR" indicates tape-and-reel packaging. This package has no /RESET pin and shares /HOLD functionality on Pin 7.
Can the W25Q128JVFIQ TR be used for execute-in-place (XIP) applications?
Yes, the W25Q128JVFIQ TR supports true XIP operation via Fast Read Quad I/O (EBh) and Continuous Read with Wrap (77h), enabling deterministic instruction fetch directly from flash without copying to RAM. Its 133 MHz Quad SPI clock and low-latency read timing (tV < 6 ns) meet real-time XIP requirements in Cortex-M and RISC-V systems.
W25Q128JVFIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
W25Q128JVFIQ TR FAQ
1.How can I place an order for W25Q128JVFIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVFIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVFIQ TR reliable?
The price and inventory of W25Q128JVFIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVFIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q128JVFIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVFIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVFIQ TR?
W25Q128JVFIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVFIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVFIQ TR?
For technical support, including W25Q128JVFIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVFIQ TR requirements.
6.How does Aetrix verify that W25Q128JVFIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JVFIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVFIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q128JVFIQ TR?
All W25Q128JVFIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVFIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVFIQ TR part is unused and in its original packaging.
Return procedure for W25Q128JVFIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVFIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
