My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVFJQ
- Part No.:
- W25Q128JVFJQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
W25Q128JVFJQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVFJQ from Winbond is a 128M-bit (16MB) serial NOR flash memory IC designed for code storage and XIP execution in space-constrained embedded systems. It supports Standard/Dual/Quad SPI interfaces, operates from 2.7V to 3.6V, delivers up to 133MHz clock rate (532MHz equivalent Quad I/O), and features 4KB uniform sectors, 100K program-erase cycles, and -40°C to +105°C industrial-plus temperature range.
For engineers reviewing the W25Q128JVFJQ datasheet, W25Q128JVFJQ pinout, W25Q128JVFJQ application, or W25Q128JVFJQ equivalent, key selection criteria include Quad SPI XIP capability, hardware write protection via /WP and /HOLD pins, sector-level erase flexibility, JEDEC ID/SFDP compliance, and support for continuous read with wrap modes - all critical for boot code reliability and firmware update robustness.
Technical Context
The W25Q128JVFJQ implements a SPI-compatible command set with three operational modes: Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3), where Quad mode requires non-volatile QE bit (Status Register-2, bit 1) to be set. Its internal architecture includes a 256-byte page buffer, 4,096 × 4KB sectors, and dedicated security registers with OTP locks.
It integrates dual write-protection mechanisms: software-controlled status register bits (BP2–BP0, TB, SEC, CMP) and hardware pins (/WP active-low, /HOLD active-low), with /RESET available only on SOIC-16 and TFBGA packages - not on the FJQ (8-pin SOIC 208-mil) variant. The device supports suspend/resume during erase/program operations and power-down current as low as 1µA (typ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) organized as 65,536 × 256-byte pages |
| SPI Interface Modes | Standard (4-wire), Dual I/O (4-wire), Quad I/O (6-wire); QE bit required for Quad |
| Max Clock Frequency | 133 MHz single-ended; enables 532 MHz effective throughput in Quad I/O mode |
| Erase Granularity | Uniform 4 KB sectors, 32 KB blocks, 64 KB blocks, and full-chip erase |
| Endurance & Retention | 100,000 program/erase cycles per sector; >20 years data retention at +85°C |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic systems without level shifting |
| Temperature Range | -40°C to +105°C (Industrial Plus grade), validated for extended thermal cycling |
| Power-Down Current | 1 µA typical - enables ultra-low-power sleep states in battery-backed systems |
Pinout & Package
W25Q128JVFJQ uses the 8-pin SOIC 208-mil package (Package Code S), with no dedicated /RESET pin. Pin functions are fully defined per Winbond datasheet Rev. F, Section 3.1 and 4.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO output and standby current when deasserted |
| 2 DO (IO1) | Data Output / Quad I/O 1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad modes |
| 3 /WP (IO2) | Write Protect Input / Quad I/O 2 | Hardware lock for status register; becomes IO2 when QE=1 in Quad mode |
| 4 GND | Ground Reference | Signal and power return path; must be low-impedance for timing integrity |
| 5 DI (IO0) | Data Input / Quad I/O 0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad modes |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports SPI Mode 0 and Mode 3 |
| 7 /HOLD (IO3) | Hold Input / Quad I/O 3 | Pauses ongoing transfer; becomes IO3 when QE=1 - disables HOLD function |
| 8 VCC | Power Supply | 2.7–3.6 V supply; decoupling capacitor required within 1 cm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI XIP Support | Enables direct code execution from flash via 6-wire interface, reducing RAM footprint and boot latency |
| Continuous Read with Wrap | 8/16/32/64-byte wrap modes eliminate address rollover overhead, enabling seamless burst reads |
| Erase/Program Suspend | Allows temporary halt of long erase/program operations to service higher-priority reads or commands |
| 64-bit Unique ID | Factory-programmed serial number per device - used for secure firmware binding and anti-cloning |
| JEDEC SFDP Compliance | Self-describing parameter table accessible via 5Ah instruction - enables automatic driver configuration |
| Triple 256-byte Security Registers | OTP-lockable regions for keys, certificates, or calibration data - isolated from main array |
Applications
| Secure Boot Loader Storage | Firmware Over-the-Air (OTA) Update Storage |
|---|---|
|
Use Scenario: Storing signed bootloader image in immutable 4KB sector with hardware /WP protection. IC Role / Device Role / Timing Role: Primary non-volatile code storage with verified boot chain anchor point. Use Value: Prevents unauthorized modification via dual-layer protection (status register BP bits + /WP pin). |
Use Scenario: Holding staged firmware images and delta patches in separate 64KB blocks during OTA rollout. IC Role / Device Role / Timing Role: Dual-bank update buffer supporting atomic swap and rollback. Use Value: Enables safe field updates using sector-level erase isolation and suspend/resume for real-time responsiveness. |
| Industrial HMI Code Execution | Automotive ADAS Sensor Calibration Data |
|
Use Scenario: Executing GUI logic and display drivers directly from flash via Quad SPI XIP in PLC touch panels. IC Role / Device Role / Timing Role: High-throughput instruction fetch source replacing parallel NOR flash. Use Value: Achieves 66 MB/s sustained read bandwidth - eliminates external RAM copy step and reduces BOM cost. |
Use Scenario: Storing factory-calibrated sensor coefficients and runtime compensation tables in locked security registers. IC Role / Device Role / Timing Role: Tamper-resistant parameter vault with OTP-locked access control. Use Value: Guarantees integrity of safety-critical calibration data using dedicated 256-byte OTP-protected registers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-10G | 128Mb, 104MHz max clock, SOIC 208-mil, no /HOLD pin, no Quad Enable bit in Status Reg-2 | Lacks Quad SPI XIP and erase suspend; limited to Standard/Dual SPI only | Choose when Quad mode is unnecessary and legacy SPI driver compatibility is prioritized |
| S25FL128SAGMFI000 | 128Mb, 133MHz, SOIC 208-mil, supports Quad SPI but uses different QE bit location (SR1 bit 6) and SFDP layout | Requires driver reconfiguration for status register access and QE enable sequence | Choose when Cypress-compatible ecosystem integration is required and layout supports pin-compatible placement |
Compared with MX25L12833FZNI-10G and S25FL128SAGMFI000, W25Q128JVFJQ provides superior firmware update resilience via erase/program suspend, stronger hardware write protection with /WP+/HOLD dual-pin control, and standardized JEDEC SFDP for plug-and-play driver initialization - making it optimal for safety-aware and field-upgradable designs.
Availability
W25Q128JVFJQ is available at Aetrix Electronics and suitable for industrial HMIs, automotive telematics gateways, and medical diagnostic devices requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for W25Q128JVFJQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, mobile DRAM, and code storage devices for embedded and industrial markets.
The W25Q series targets high-reliability embedded applications demanding fast code execution, secure firmware storage, and robust operation across harsh thermal environments - with W25Q128JVFJQ optimized for industrial-plus grade systems.
FAQ
What is the package type and pin count of W25Q128JVFJQ?
W25Q128JVFJQ uses an 8-pin SOIC 208-mil package (Package Code S) with standard SPI pinout: /CS, DO, /WP, GND, DI, CLK, /HOLD, and VCC. It does not include a dedicated /RESET pin - that functionality is only available on SOIC-16 and TFBGA variants of the W25Q128JV family.
Does W25Q128JVFJQ support Quad SPI mode, and how is it enabled?
Yes, W25Q128JVFJQ supports Quad SPI mode. It requires the Quad Enable (QE) bit - located in Status Register-2, bit 1 - to be set to '1'. Once enabled, pins /WP and /HOLD become IO2 and IO3 respectively, completing the 6-wire Quad I/O interface. This setting can be volatile or non-volatile depending on SRP configuration.
What is the maximum clock frequency supported by W25Q128JVFJQ in Quad I/O mode?
W25Q128JVFJQ supports up to 133 MHz on the CLK pin in Quad I/O mode, delivering an effective data rate of 532 Mbps (133 MHz × 4). This is confirmed in the AC Electrical Characteristics section (Table 9.6) of the official datasheet Revision F, under "Fast Read Quad I/O" timing parameters.
How many program-erase cycles does W25Q128JVFJQ guarantee per sector?
W25Q128JVFJQ guarantees a minimum of 100,000 program-erase cycles per 4KB sector, as specified in the Features section (page 4) and Electrical Characteristics (Section 9.6) of the datasheet. This endurance rating applies across the full -40°C to +105°C operating range.
Can W25Q128JVFJQ be used for execute-in-place (XIP) applications?
Yes, W25Q128JVFJQ is explicitly designed for XIP operation. Its Fast Read Quad I/O (EBh) instruction, continuous read with wrap modes, and 133 MHz clock support enable low-latency instruction fetch directly from flash - eliminating the need to copy code to RAM before execution in resource-constrained microcontrollers.
W25Q128JVFJQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI, DTR
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
W25Q128JVFJQ FAQ
1.How can I place an order for W25Q128JVFJQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVFJQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVFJQ reliable?
The price and inventory of W25Q128JVFJQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVFJQ is usually 5 days.
3.What payment methods are accepted for W25Q128JVFJQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVFJQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVFJQ?
W25Q128JVFJQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVFJQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVFJQ?
For technical support, including W25Q128JVFJQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVFJQ requirements.
6.How does Aetrix verify that W25Q128JVFJQ is sourced from the original manufacturer or authorized distributors?
All W25Q128JVFJQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVFJQ meets industry standards.
7.What is the process for return or replacement of W25Q128JVFJQ?
All W25Q128JVFJQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVFJQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVFJQ part is unused and in its original packaging.
Return procedure for W25Q128JVFJQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVFJQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
