My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVPJM
- Part No.:
- W25Q128JVPJM
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q128JVPJM.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,993
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVPJM from Winbond is a 128M-bit (16MB) serial NOR flash memory IC supporting Standard/Dual/Quad SPI, QPI, and DTR read modes. It operates on a single 2.7–3.6V supply, delivers up to 133MHz SPI clock (532MHz equivalent Quad I/O), features uniform 4KB sectors (4,096 total), and supports execute-in-place (XIP) for code storage in microcontroller boot applications.
For engineers reviewing the W25Q128JVPJM datasheet, W25Q128JVPJM pinout, W25Q128JVPJM application, or W25Q128JVPJM equivalent, key selection criteria include its industrial-grade -40°C to +105°C operation, hardware write protection via /WP and /HOLD pins, JEDEC-compliant ID and SFDP register, 100K program-erase cycles per sector, and support for erase/program suspend-resume functionality.
Technical Context
The W25Q128JVPJM implements a flexible SPI-compatible interface with configurable I/O modes: Standard (4-pin), Dual (6-pin), Quad (8-pin), and QPI (6-pin with command compression). Its internal architecture includes a 256-byte page buffer, sector/block erase logic, and three 256-byte security registers with OTP locks.
It uses non-volatile status register bits (QE, BP2–BP0, TB, SEC, CMP, SRP) to control memory protection granularity down to 4KB sectors, while the HOLD/RST bit and dedicated /RESET pin (in 16-pin SOIC and TFBGA packages) enable system-level reset coordination without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB), organized as 65,536 × 256-byte pages |
| Operating Voltage | 2.7 V to 3.6 V - compatible with 3.3V logic systems without level shifting |
| Max Clock Frequency | 133 MHz SPI; enables 66 MB/s continuous read via Quad I/O Fast Read |
| Erase Granularity | Uniform 4 KB sectors (4,096), 32 KB blocks (256), 64 KB blocks (128), full chip - supports fine-grained firmware partitioning |
| Endurance & Retention | 100,000 program/erase cycles per sector; >20 years data retention at +85°C |
| Temperature Range | -40°C to +105°C - qualified for industrial plus grade applications |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, QPI, and DTR read - selectable via instruction set and QE bit |
| Security Features | 64-bit unique ID, SFDP register, three 256-byte security registers with OTP lock, individual sector lock/unlock |
Pinout & Package
W25Q128JVPJM is supplied in an 8-pad WSON 6×5-mm package (Package Code P), with exposed pad for thermal dissipation. Pin functions are shared across SPI modes: IO0–IO3 serve as DI/DO/WP/HOLD in Standard/Dual mode, and as bidirectional data lines in Quad/QPI mode when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; places DO/IO pins in high-impedance state when deasserted |
| DO (IO1) | Data Output / I/O1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad/QPI modes |
| /WP (IO2) | Write Protect Input / I/O2 | Hardware lock for status register; repurposed as IO2 when QE=1 |
| GND | Ground Reference | Primary return path for VCC and I/O signals; connects to exposed pad |
| DI (IO0) | Data Input / I/O0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad/QPI modes |
| CLK | Serial Clock Input | Synchronizes all SPI transfers; supports Mode 0 and Mode 3 clock polarity |
| /HOLD (IO3) | Hold Input / I/O3 | Pauses ongoing read/write; repurposed as IO3 when QE=1 |
| VCC | Power Supply | Single 2.7–3.6V supply; powers core logic and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead by encoding commands in 4-bit nibbles, enabling faster sequential reads than standard SPI |
| Continuous Read Mode | As few as 8 clocks to initiate address transfer, enabling true XIP execution from flash without copying to RAM |
| Erase/Program Suspend-Resume | Allows background operations (e.g., reading one sector while erasing another), improving real-time system responsiveness |
| Volatile & Non-Volatile Status Control | BP, TB, SEC, CMP, and SRP bits can be set either temporarily (volatile) or permanently (non-volatile), enabling flexible field updates |
| Dedicated Security Registers | Three 256-byte OTP-lockable registers for storing keys, calibration data, or firmware signatures with hardware-enforced access control |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers deployed in factory automation environments with wide temperature swings. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP capability and hardware write protection to prevent accidental corruption during brown-out events. Use Value: 4KB sector granularity allows independent update of control logic and safety-critical parameters; 100K endurance ensures reliability over 10+ years of daily reprogramming cycles. | Use Scenario: Hosting boot code and sensor calibration tables for radar and camera modules in autonomous driving systems requiring AEC-Q100 compliance. IC Role / Device Role / Timing Role: Primary boot flash with fast Quad I/O read (66 MB/s) to meet automotive boot time requirements under -40°C to +105°C conditions. Use Value: JEDEC ID and SFDP register enable automatic driver initialization; 64-bit unique ID supports secure firmware binding and anti-cloning measures. |
| Medical Imaging Device Configuration | Edge AI Gateway Firmware |
Use Scenario: Storing DICOM protocol stacks and device-specific calibration profiles in portable ultrasound and MRI equipment subject to strict regulatory traceability. IC Role / Device Role / Timing Role: Secure parameter storage with OTP-locked security registers for HIPAA-compliant audit logs and encryption keys. Use Value: Three 256-byte security registers allow separation of clinical data, service logs, and cryptographic keys; individual sector lock prevents unauthorized modification of calibration data. | Use Scenario: Holding Linux kernel, device tree, and ML inference models in compact edge gateways used for predictive maintenance in IIoT deployments. IC Role / Device Role / Timing Role: High-bandwidth code and data storage supporting dual-image OTA updates with atomic rollback capability. Use Value: Chip erase (C7h/60h) and block erase (D8h) commands enable fast, deterministic firmware recovery; DTR read mode improves throughput for large model loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-10G | 128M-bit, 104MHz max clock, no DTR support, 3.0–3.6V supply, -40°C to +85°C | Lacks DTR and QPI modes; lower max frequency reduces XIP performance in bandwidth-constrained designs | Choose when DTR/QPI are unnecessary and cost sensitivity outweighs speed requirements |
| S25FL128SAGMFI000 | 128M-bit, 133MHz, supports Octal DTR, 2.7–3.6V, -40°C to +105°C, HyperBus interface option | Offers higher-speed Octal DTR mode and optional HyperBus; larger footprint (16-pin SOIC or BGA) | Choose when migrating toward HyperBus or requiring >66 MB/s sustained read bandwidth |
Compared with MX25L12833FZNI-10G, W25Q128JVPJM delivers superior XIP performance via DTR and QPI, critical for real-time embedded boot; versus S25FL128SAGMFI000, it offers identical speed but smaller WSON packaging and lower pin count, reducing PCB area and routing complexity.
Availability
W25Q128JVPJM is available at Aetrix Electronics and suitable for industrial control, automotive ADAS, medical imaging, and edge AI gateway applications requiring stable component supply, long-term lifecycle assurance, and extended temperature operation.
Supply support for W25Q128JVPJM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and communications markets.
The W25Q series targets high-performance embedded systems needing reliable, low-power, multi-interface serial flash for code storage and XIP execution - optimized for space-constrained, thermally demanding applications.
FAQ
What interface protocols does the W25Q128JVPJM support?
The W25Q128JVPJM supports Standard SPI, Dual SPI, Quad SPI, Quad Peripheral Interface (QPI), and Double Transfer Rate (DTR) read modes. QPI requires issuing the 38h command to enter mode and FFh to exit; DTR operation is enabled via specific instructions like 0Dh (DTR Fast Read) and requires proper CLK timing alignment per datasheet AC specs.
Does W25Q128JVPJM include hardware write protection?
Yes, W25Q128JVPJM provides hardware write protection through the /WP pin (active-low), which locks the status register when asserted. This works in conjunction with non-volatile block protect (BP2–BP0), top/bottom (TB), and complement (CMP) bits to protect sectors as small as 4KB or the entire array, independent of software control.
What is the purpose of the /HOLD pin on W25Q128JVPJM?
The /HOLD pin on W25Q128JVPJM pauses ongoing SPI transactions while /CS remains low, placing DO in high-impedance and ignoring DI/CLK edges. This allows bus sharing among multiple devices. When the Quad Enable (QE) bit is set, /HOLD becomes IO3, so the hold function is disabled in Quad/QPI modes unless QE=0.
Can W25Q128JVPJM be used for execute-in-place (XIP) operation?
Yes, W25Q128JVPJM supports true XIP via Continuous Read Mode and Quad I/O instructions, achieving up to 66 MB/s read throughput. Its low instruction overhead (as few as 8 clocks to address memory) and uniform 4KB sectors enable efficient direct code execution from flash without RAM copy, reducing system memory footprint.
What package type is used for W25Q128JVPJM?
W25Q128JVPJM uses an 8-pad WSON 6×5-mm package (Package Code P) with exposed thermal pad. This compact, surface-mount package supports automated assembly, provides better thermal performance than SOIC, and is pin-compatible with other W25Q128JV variants in the same footprint family.
W25Q128JVPJM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI, DTR
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25Q128JVPJM FAQ
1.How can I place an order for W25Q128JVPJM through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVPJM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVPJM reliable?
The price and inventory of W25Q128JVPJM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVPJM is usually 5 days.
3.What payment methods are accepted for W25Q128JVPJM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVPJM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVPJM?
W25Q128JVPJM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVPJM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVPJM?
For technical support, including W25Q128JVPJM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVPJM requirements.
6.How does Aetrix verify that W25Q128JVPJM is sourced from the original manufacturer or authorized distributors?
All W25Q128JVPJM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVPJM meets industry standards.
7.What is the process for return or replacement of W25Q128JVPJM?
All W25Q128JVPJM units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVPJM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVPJM part is unused and in its original packaging.
Return procedure for W25Q128JVPJM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVPJM Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
