My Inquiry
My Account
Winbond Electronics Corporation W25Q128JVSJM TR
- Part No.:
- W25Q128JVSJM TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128JVSJM TR.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,352
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JVSJM TR from Winbond is a 128M-bit (16MB) serial NOR flash memory supporting Standard/Dual/Quad SPI, QPI, and DTR read modes. It operates from 2.7V to 3.6V, delivers up to 133MHz clock rate (532MHz equivalent Quad I/O), features uniform 4KB sectors, 100K program-erase cycles per sector, and 20-year data retention. It is used for XIP code execution, firmware storage, and parameter logging in space-constrained industrial controllers.
For engineers reviewing the W25Q128JVSJM TR datasheet, W25Q128JVSJM TR pinout, W25Q128JVSJM TR application, or W25Q128JVSJM TR equivalent, key selection criteria include Quad Enable (QE) bit configuration, /HOLD vs /RESET pin availability in 8-pin SOIC, DTR timing compliance, and sector protection granularity for secure firmware updates.
Technical Context
The W25Q128JVSJM TR implements a multi-mode serial interface with configurable I/O count: Standard SPI uses DI/DO; Dual SPI uses IO0/IO1; Quad SPI requires QE=1 and repurposes /WP and /HOLD as IO2/IO3. Its command set includes DTR Fast Read (0Dh/BDh/EDh) with double-data-rate sampling on both clock edges, enabling true continuous read with ≤8-clock instruction overhead.
Internally, the device organizes memory into 65,536 × 256-byte pages across 4,096 erasable 4KB sectors and 256 × 64KB blocks. Erase/suspend/resume functionality, volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP, SRP), and three 256-byte OTP-lockable security registers support robust firmware integrity and field-upgrade safety.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full firmware images for mid-tier microcontrollers without external memory expansion. |
| Interface Modes | Standard/Dual/Quad SPI, QPI, DTR - enables flexible host controller compatibility and bandwidth scaling from ~40 MB/s to 66 MB/s. |
| Max Clock Rate | 133 MHz (SPI), 266 MHz equiv. (Dual), 532 MHz equiv. (Quad) - meets real-time boot latency requirements in automotive ECUs. |
| Erase Granularity | 4 KB sector / 32 KB block / 64 KB block - allows fine-grained OTA update partitioning while minimizing wear on critical config sectors. |
| Endurance & Retention | 100,000 program-erase cycles per sector; 20-year data retention - validated for industrial temperature range (-40°C to +85°C). |
| Supply Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic rails and brown-out tolerant power domains. |
| Power-Down Current | <1 µA (typ.) - enables ultra-low-power sleep states in battery-backed IoT edge nodes. |
Pinout & Package
W25Q128JVSJM TR uses an 8-pin SOIC 208-mil (Package Code S) with standard SPI pinout and no dedicated /RESET pin. Pin functions are mode-dependent: /WP and /HOLD serve as IO2/IO3 in Quad SPI when QE=1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO output and standby current when deasserted. |
| 2 DO (IO1) | Data Output / I/O 1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad SPI; must be pulled high externally if unused. |
| 3 /WP (IO2) | Write Protect Input / I/O 2 | Hardware lock for status register writes; becomes IO2 in Quad SPI when QE=1. |
| 4 GND | Ground Reference | Primary return path for VCC and all I/O signals; requires low-impedance PCB plane connection. |
| 5 DI (IO0) | Data Input / I/O 0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad SPI; carries instructions, addresses, and data. |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 and Mode 3; must meet tCH/tCL min/max specs for DTR operation. |
| 7 /HOLD (IO3) | Hold Input / I/O 3 | Pauses ongoing read/write; becomes IO3 in Quad SPI when QE=1; active-low with internal pull-down. |
| 8 VCC | Power Supply | 2.7–3.6 V supply; requires local 100 nF ceramic decoupling capacitor placed within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Peripheral Interface (QPI) | Reduces instruction overhead to single-cycle opcode fetch, enabling deterministic XIP execution without address latching delays. |
| DTR Read Support | Enables double-data-rate sampling on CLK rising/falling edges for 0Dh/BDh/EDh commands, doubling effective throughput at same clock frequency. |
| Uniform 4KB Sector Architecture | Allows independent erase of firmware partitions, bootloader, and NV parameters without disturbing adjacent functional sections. |
| Volatile & Non-Volatile Status Register Bits | Supports field-upgrade-safe protection schemes: BP bits can be set non-volatilely for permanent lockdown or volatilely for temporary debug access. |
| Three 256-Byte Security Registers | Provide tamper-resistant storage for encryption keys, calibration data, or device-specific credentials with OTP lock capability. |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing and executing real-time control firmware in programmable logic controllers with strict boot-time deadlines and field-update requirements. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP capability via Quad SPI; provides deterministic 66 MB/s read throughput for fast startup. Use Value: 4KB sector erase enables atomic firmware patching without interrupting runtime logic; 100K endurance ensures >10 years of daily updates in maintenance cycles. | Use Scenario: Hosting boot code and sensor calibration tables for radar/EPS ECUs operating in -40°C to +105°C environments. IC Role / Device Role / Timing Role: High-reliability boot memory with hardware write-protection (/WP pin + BP bits) preventing corruption during voltage transients. Use Value: 20-year data retention and industrial-grade temp rating guarantee firmware integrity over vehicle lifetime; DTR read minimizes boot latency under EMI stress. |
| Medical Infusion Pump Parameter Log | Smart Meter Firmware Vault |
Use Scenario: Secure logging of dosage history, error events, and calibration drift in Class II medical devices requiring FDA audit trails. IC Role / Device Role / Timing Role: Tamper-evident NV storage using security registers (OTP-locked) and individual sector locks (36h/39h commands). Use Value: Three 256-byte security registers store AES keys and serial-number-bound certificates; CMP+TB bits prevent unauthorized overwrite of audit logs. | Use Scenario: Storing encrypted firmware images and tariff tables in utility meters deployed in harsh outdoor environments with long service life. IC Role / Device Role / Timing Role: Long-life firmware vault with top/bottom array protection (TB bit) isolating bootloader from application updates. Use Value: Non-volatile BP2–BP0 bits permanently lock bootloader sector; 20-year retention eliminates meter replacement due to memory decay. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZNI-10G | 1.8V core, 104MHz max clock, no DTR support, different SFDP layout | Lacks DTR and QPI; limited to Standard/Dual SPI; lower voltage margin reduces noise immunity in industrial settings | Choose only if host controller lacks QPI/DTR support and 1.8V supply is mandatory. |
| S25FL128SAGMFI001 | 3V supply, 133MHz, supports DTR but requires separate /RESET pin; different security register mapping | Includes dedicated /RESET (not multiplexed), simplifies reset sequencing; security model uses different lock granularity | Select when hardware reset independence is required and security register usage aligns with Cypress' locking scheme. |
Compared with MX25L12833FZNI-10G and S25FL128SAGMFI001, the W25Q128JVSJM TR uniquely combines DTR read capability, Quad SPI/XIP performance, and 8-pin SOIC packaging with integrated /HOLD and /WP-enabling compact, high-throughput firmware storage without layout redesign.
Availability
W25Q128JVSJM TR is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, medical infusion pumps, smart utility meters, and IoT edge gateways requiring stable component supply across extended product lifecycles.
Supply support for W25Q128JVSJM TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions for industrial, automotive, and consumer markets.
The W25Q series targets high-performance, space-constrained embedded systems needing reliable code storage, XIP execution, and secure firmware update capabilities-designed specifically for industrial-grade reliability and multi-interface flexibility.
FAQ
What is the package type and pin count of the W25Q128JVSJM TR?
The W25Q128JVSJM TR uses an 8-pin SOIC 208-mil package (Package Code S). Its pinout includes /CS, DO (IO1), /WP (IO2), GND, DI (IO0), CLK, /HOLD (IO3), and VCC. No dedicated /RESET pin is present-/HOLD serves dual function and can be configured via status register in non-Quad modes.
Does the W25Q128JVSJM TR support Quad SPI and QPI modes?
Yes, the W25Q128JVSJM TR supports both Quad SPI and QPI modes. Quad SPI requires setting the non-volatile Quad Enable (QE) bit in Status Register-2. QPI mode is entered using instruction 38h and exited with FFh. Both modes use IO0–IO3 and deliver up to 532MHz equivalent bandwidth with appropriate host controller support.
What is the significance of DTR (Double Transfer Rate) support in the W25Q128JVSJM TR?
DTR support in the W25Q128JVSJM TR enables double-data-rate sampling on both rising and falling edges of CLK for specific read commands (e.g., 0Dh, BDh, EDh). This doubles effective throughput without increasing clock frequency, reducing boot latency and improving real-time data streaming in bandwidth-sensitive applications like ADAS sensor fusion.
How does the W25Q128JVSJM TR handle write protection and security?
The W25Q128JVSJM TR implements layered protection: hardware /WP pin, volatile/non-volatile status register bits (BP2–BP0, TB, SEC, CMP), individual sector locks (36h/39h), global locks (7Eh/98h), and three 256-byte OTP-lockable security registers. These features allow granular, field-upgrade-safe firmware and parameter protection aligned with IEC 62443 and ISO 26262 requirements.
Is the W25Q128JVSJM TR suitable for automotive applications?
Yes-the W25Q128JVSJM TR is rated for industrial temperature range (-40°C to +85°C) and supports AEC-Q100 stress testing per Winbond's qualification reports. Its 20-year data retention, 100K endurance, hardware write protection, and DTR-enabled fast boot make it suitable for ADAS, body control, and infotainment subsystems where firmware integrity and startup predictability are critical.
W25Q128JVSJM TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI, DTR
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128JVSJM TR FAQ
1.How can I place an order for W25Q128JVSJM TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JVSJM TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JVSJM TR reliable?
The price and inventory of W25Q128JVSJM TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JVSJM TR is usually 5 days.
3.What payment methods are accepted for W25Q128JVSJM TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JVSJM TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JVSJM TR?
W25Q128JVSJM TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JVSJM TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JVSJM TR?
For technical support, including W25Q128JVSJM TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JVSJM TR requirements.
6.How does Aetrix verify that W25Q128JVSJM TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JVSJM TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JVSJM TR meets industry standards.
7.What is the process for return or replacement of W25Q128JVSJM TR?
All W25Q128JVSJM TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JVSJM TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JVSJM TR part is unused and in its original packaging.
Return procedure for W25Q128JVSJM TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JVSJM TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
