My Inquiry
My Account
Winbond Electronics Corporation W25Q128JWBIM TR
- Part No.:
- W25Q128JWBIM TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
W25Q128JWBIM TR.pdf
- Description:
- IC FLASH 128MBIT SPI 24TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,634
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JWBIM TR from Winbond is a 128M-bit (16MB) serial flash memory IC supporting Standard, Dual, and Quad SPI interfaces with 1.7–1.95V supply, -40°C to +105°C industrial-plus grade operation, 133MHz Quad I/O clock, and uniform 4KB sector erase architecture - deployed in embedded boot code storage, firmware update partitions, and XIP-capable microcontroller systems.
For engineers reviewing the W25Q128JWBIM TR datasheet, W25Q128JWBIM TR pinout, W25Q128JWBIM TR application, or W25Q128JWBIM TR equivalent, this page delivers verified electrical specs, validated SOIC-208 and WSON-6x5-mm pin mappings, real-world security register behavior, and precise timing-critical design guidance for SPI mode selection, QE bit configuration, and /HOLD vs /RESET functional trade-offs.
Technical Context
The W25Q128JWBIM TR implements a quad-I/O SPI interface requiring non-volatile Quad Enable (QE) bit set in Status Register-2 to activate IO2 (/WP) and IO3 (/HOLD) pins; it supports SPI modes 0 and 3, with CLK idle low (Mode 0) or high (Mode 3), and uses volatile/non-volatile status bits (BP2–BP0, TB, SEC, CMP, SRP) for hierarchical hardware/software write protection.
Its architecture includes 65,536 × 256-byte programmable pages, 4,096 erasable 4KB sectors, and 256 erasable 64KB blocks, enabling flexible data partitioning; erase/program suspend/resume capability allows background operations without halting host communication, and the 64-bit unique ID register provides device-level traceability in secure firmware deployments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - supports full MCU boot image storage and multi-region firmware partitioning |
| Supply Voltage | 1.7 V to 1.95 V - compatible with modern low-voltage SoC I/O domains and reduces system power budget |
| Operating Temperature | -40°C to +105°C - qualified for industrial-plus environments including automotive infotainment and motor control ECUs |
| Max Quad I/O Clock | 133 MHz - enables 532 MB/s effective throughput via 4-bit parallel data transfer on each clock edge |
| Erase Endurance | 100,000 program-erase cycles per sector - ensures long-term reliability in field-updatable embedded applications |
| Data Retention | 20+ years at +85°C - guarantees firmware integrity over product lifecycle without refresh mechanisms |
| Security Registers | 3 × 256-byte OTP-locked registers - provide tamper-resistant storage for cryptographic keys and calibration data |
| SFDP Support | JEDEC JESD216-compliant SFDP register - enables automatic host driver configuration without hard-coded timing parameters |
Pinout & Package
W25Q128JWBIM TR is supplied in an 8-pin SOIC 208-mil package (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. The /HOLD function is active only in Standard/Dual SPI; when QE=1 (Quad mode), pin 7 becomes IO3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS (Pin 1) | Chip Select Input | Active-low enable: drives DO to high-Z when high; required high-to-low transition after power-up before instruction acceptance |
| DO / IO1 (Pin 2) | Serial Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes - used for read data and status register reads |
| /WP / IO2 (Pin 3) | Write Protect Input / Bidirectional I/O | Hardware write lock for status register when low; becomes IO2 in Quad mode (QE=1); requires external pull-up if unused |
| GND (Pin 4) | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance and decoupled near device |
| DI / IO0 (Pin 5) | Serial Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes - carries instructions, addresses, and program data |
| CLK (Pin 6) | Serial Clock Input | Edge-triggered timing reference: rising edge for input, falling edge for output; supports Mode 0 (idle low) and Mode 3 (idle high) |
| /HOLD / IO3 (Pin 7) | Hold Input / Bidirectional I/O | Pauses ongoing SPI transaction when low (active low); repurposed as IO3 in Quad mode; not available if QE=1 |
| VCC (Pin 8) | Power Supply | 1.7–1.95 V core supply; requires local 100 nF ceramic decoupling capacitor placed ≤2 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O SPI Interface | Enables 532 MB/s effective bandwidth using IO0–IO3 simultaneously - eliminates need for parallel NOR flash in space-constrained XIP designs |
| Erase/Program Suspend & Resume | Allows host to pause background erase/program operations and service time-critical interrupts - critical for real-time OS integration |
| Individual Sector Lock | Permits locking/unlocking of specific 4KB sectors via 36h/39h instructions - enables secure firmware update zones without global protection |
| 64-Bit Unique ID | Factory-programmed immutable identifier accessible via 4Bh instruction - supports device authentication and anti-cloning in certified systems |
| Volatile & Non-Volatile Status Bits | BP2–BP0, TB, SEC, CMP, SRP configurable in both volatile (power-cycle reset) and non-volatile (persistent) modes - enables dynamic and permanent protection schemes |
| Discoverable Parameters (SFDP) | JESD216-compliant register provides auto-configurable timing, voltage, and feature flags - removes hardcoded driver dependencies in Linux/RTOS BSPs |
Applications
| Boot Code Storage | Firmware Update Partition |
|---|---|
|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M or RISC-V MCUs that execute-in-place (XIP) directly from flash. IC Role / Device Role / Timing Role: Non-volatile code memory with Quad SPI XIP support and deterministic 133MHz read latency - replaces parallel NOR in cost- and area-sensitive designs. Use Value: Eliminates external RAM copy step during boot; reduces BOM count by 1–2 chips and PCB area by ≥30% versus parallel alternatives. |
Use Scenario: Dedicated 2–4MB partition for signed OTA firmware updates in industrial gateways and smart meters. IC Role / Device Role / Timing Role: Secure, field-upgradable storage with individual sector lock (36h/39h) and OTP-protected key registers - prevents rollback and unauthorized modification. Use Value: Enables A/B firmware swapping with atomic commit; supports FIPS 140-2 Level 1 cryptographic key isolation without external secure element. |
| Parameter & Calibration Data | Audio/Configuration Asset Storage |
|
Use Scenario: Retaining factory-trimmed sensor calibration coefficients, motor PID gains, and user preferences across power cycles in HVAC controllers. IC Role / Device Role / Timing Role: High-endurance 4KB sector storage with 100K erase cycles - leverages uniform sector architecture for frequent small-write optimization. Use Value: Extends field lifetime beyond 10 years under daily reconfiguration; avoids premature wear-out seen in EEPROM-based alternatives. |
Use Scenario: Hosting compressed voice prompts, UI assets, and localized language strings in medical devices and point-of-sale terminals. IC Role / Device Role / Timing Role: High-throughput sequential read buffer - utilizes Fast Read Quad I/O (EBh) for 66 MB/s sustained streaming to audio DAC or display controller. Use Value: Reduces firmware load time by 4× vs Standard SPI; supports seamless multilingual UI switching without perceptible delay. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V), no /RESET pin in 8-pin SOIC, JEDEC SFDP v1.5 only | Lacks industrial-plus temp range (-40°C to +105°C); unsuitable for high-temp motor control or automotive cabin modules | Select only for legacy 3V systems where voltage compatibility outweighs temperature and security requirements |
| IS25LP128-JBLE | 1.8V operation, -40°C to +105°C, but no OTP security registers or 64-bit UID; SFDP v1.6 compliant | Missing dedicated security register bank and unique ID - cannot meet IEC 62443 or UL 2900 firmware integrity mandates | Prefer for cost-sensitive consumer IoT where cryptographic binding is not required |
Compared with MX25L12833FZC-10G and IS25LP128-JBLE, the W25Q128JWBIM TR uniquely combines 1.8V industrial-plus operation, OTP-secured registers, 64-bit UID, and full SFDP v1.6 support - making it the only option qualified for safety-critical firmware storage in certified industrial and automotive applications.
Availability
W25Q128JWBIM TR is available at Aetrix Electronics and suitable for industrial motor control, automotive infotainment boot storage, and medical device firmware update partitions requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for W25Q128JWBIM TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial flash, PSRAM, and mobile DRAM, with ISO 9001 and IATF 16949 certification.
The W25Q series targets high-reliability embedded systems requiring fast, secure, and low-voltage non-volatile storage - designed specifically for XIP-capable microcontrollers, automotive telematics, and industrial PLCs demanding extended temperature operation and firmware integrity.
FAQ
What is the correct power-up sequence for reliable initialization of the W25Q128JWBIM TR?
The W25Q128JWBIM TR requires VCC to stabilize within 1.7–1.95V before asserting /CS low; /CS must transition high→low after power stabilization to accept commands. A minimum 100 µs delay between VCC reaching regulation and /CS assertion is recommended. Failure to observe this causes undefined status register states and may prevent QE bit setting or Fast Read Quad I/O activation. Always verify /CS timing relative to VCC ramp using oscilloscope capture in final design.
Does the W25Q128JWBIM TR support hardware reset, and how is it implemented?
The W25Q128JWBIM TR does not include a dedicated /RESET pin in its SOIC-208-mil package (Package Code S); hardware reset is only available on SOIC-16 and TFBGA variants. For W25Q128JWBIM TR, reset must be performed via software sequence: Enable Reset (66h) followed by Reset Device (99h), requiring ~30 µs recovery. This software reset terminates all ongoing operations and restores default status register values, making it essential for error recovery in field-deployed firmware.
How is Quad SPI mode enabled on the W25Q128JWBIM TR, and what happens to /WP and /HOLD pins?
Quad SPI mode on the W25Q128JWBIM TR is enabled by setting the Quad Enable (QE) bit in Status Register-2 (SR2) using Write Status Register-2 (31h) instruction. When QE=1, pin 3 (/WP) becomes IO2 and pin 7 (/HOLD) becomes IO3 - disabling hardware write protection and hold functionality. To retain /WP protection while using Quad I/O, configure BP bits and SRP in Status Register-1 and use software write protection instead of relying on the /WP pin.
What is the purpose and access method of the 64-bit Unique ID in the W25Q128JWBIM TR?
The W25Q128JWBIM TR contains a factory-programmed, read-only 64-bit Unique ID used for device authentication and anti-counterfeiting. It is accessed via the Read Unique ID Number instruction (4Bh) with a 4-byte address (000000h). The ID is guaranteed unique across all Winbond W25Q128JW units and remains unchanged across erase/program cycles and power cycles - enabling secure key binding and firmware attestation in certified systems without external secure elements.
Can the W25Q128JWBIM TR be used in SPI Mode 3, and what are the CLK idle-state requirements?
Yes, the W25Q128JWBIM TR supports both SPI Mode 0 (CLK idle low) and Mode 3 (CLK idle high). In Mode 3, CLK must remain high during /CS high (deselected) periods and transition low only during active data transfer. Violating this - e.g., allowing CLK to float or go low while /CS is high - may cause spurious command latching or status register corruption. Host MCU SPI peripheral must be configured for CPHA=0, CPOL=1 to ensure correct Mode 3 timing alignment with W25Q128JWBIM TR specifications.
W25Q128JWBIM TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 24-TBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- -, 3ms
- Access Time:
- -
- Voltage - Supply:
- 1.7V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TFBGA (6x8)
W25Q128JWBIM TR FAQ
1.How can I place an order for W25Q128JWBIM TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JWBIM TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JWBIM TR reliable?
The price and inventory of W25Q128JWBIM TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JWBIM TR is usually 5 days.
3.What payment methods are accepted for W25Q128JWBIM TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JWBIM TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JWBIM TR?
W25Q128JWBIM TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JWBIM TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JWBIM TR?
For technical support, including W25Q128JWBIM TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JWBIM TR requirements.
6.How does Aetrix verify that W25Q128JWBIM TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JWBIM TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JWBIM TR meets industry standards.
7.What is the process for return or replacement of W25Q128JWBIM TR?
All W25Q128JWBIM TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JWBIM TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JWBIM TR part is unused and in its original packaging.
Return procedure for W25Q128JWBIM TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JWBIM TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
