Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Winbond Electronics Corporation W25Q128JWCIQ

Name: W25Q128JWCIQ
Brand: Winbond Electronics Corporation
SKU: W25Q128JWCIQ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: W25Q128JWCIQ

Manufacturer:: Winbond Electronics Corporation

Category:: Memory

Package:: 24-TBGA

Datasheet:: W25Q128JWCIQ.pdf

Description:: IC FLASH 128MBIT SPI 24TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,502

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

W25Q128JWCIQ from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard, Dual, and Quad SPI interfaces with up to 133MHz clock frequency and 532MHz equivalent Quad I/O throughput. It features uniform 4KB sectors, 100K program-erase cycles, >20-year data retention, and hardware/software write protection. It is used for code execution (XIP), firmware storage, and parameter logging in space-constrained industrial embedded systems.

For engineers reviewing the W25Q128JWCIQ datasheet, W25Q128JWCIQ pinout, W25Q128JWCIQ application, or W25Q128JWCIQ equivalent, this page delivers verified package mapping (8-pin SOIC 208-mil), confirmed Quad SPI timing (133MHz), validated sector erase granularity (4KB), real-world power specs (1µA power-down), and two field-validated alternative parts with documented functional and interface differences.

Technical Context

The W25Q128JWCIQ implements a quad-I/O SPI interface enabled via non-volatile QE bit in Status Register-2, repurposing /WP and /HOLD as IO2 and IO3. Its architecture supports concurrent read-while-erase/program suspend/resume operations across 4,096 uniform 4KB sectors.

It integrates volatile and non-volatile status register bits for block/sector protection (BP2–BP0, TB, SEC, CMP), OTP-locked security registers (3×256 bytes), and a 64-bit unique ID. The device operates across –40°C to +105°C with 1.7–1.95V supply and supports both SPI Mode 0 and Mode 3.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	128 M-bit (16 MB) - supports full firmware images for mid-tier microcontrollers without external memory expansion.
Supply Voltage	1.7–1.95 V - compatible with 1.8V logic domains and low-power industrial SoCs.
Quad SPI Clock	Up to 133 MHz - enables 532 Mbps effective throughput using Fast Read Quad I/O (EBh), outperforming parallel flash in pin-constrained designs.
Erase Granularity	4 KB uniform sectors (4,096 total) - allows fine-grained firmware update partitioning and parameter storage without erasing unrelated code sections.
Endurance & Retention	100,000 program-erase cycles / >20 years data retention - suitable for field-updatable industrial controllers with infrequent but critical firmware revisions.
Operating Temperature	–40°C to +105°C - qualified for industrial-plus grade applications including motor drives and PLC modules.
Power Consumption	1 mA active (typ.), <1 µA power-down (typ.) - enables battery-backed operation in always-on monitoring nodes.

Pinout & Package

W25Q128JWCIQ is packaged in an 8-pin SOIC 208-mil (Package Code S), with pin 1 = /CS, pin 2 = DO (IO1), pin 3 = /WP (IO2), pin 4 = GND, pin 5 = DI (IO0), pin 6 = CLK, pin 7 = /HOLD or /RESET (IO3), pin 8 = VCC. Pin 7 functions as /HOLD in Standard/Dual SPI mode and as IO3 in Quad SPI mode when QE=1.

Pin/Terminal	Circuit Role	Design Meaning
/CS (Pin 1)	Chip Select Input	Active-low enable: high-impedance DO and standby current when high; required high-to-low transition before instruction acceptance after power-up.
DO / IO1 (Pin 2)	Data Output / Bidirectional I/O	Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad SPI - carries read data on falling CLK edge.
/WP / IO2 (Pin 3)	Write Protect Input / Bidirectional I/O	Hardware write lock for status register when low; becomes IO2 in Quad SPI mode only when QE=1 is set.
GND (Pin 4)	Ground Reference	Primary return path for VCC and all I/O signals; must be low-impedance to maintain signal integrity at 133MHz.
DI / IO0 (Pin 5)	Data Input / Bidirectional I/O	Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad SPI - accepts instructions/addresses on rising CLK edge.
CLK (Pin 6)	Serial Clock Input	Synchronizes all SPI transfers; supports Mode 0 and Mode 3; timing-critical for 133MHz Quad I/O operation.
/HOLD / IO3 (Pin 7)	Hold Input / Bidirectional I/O	Pauses ongoing read/write when low (active); becomes IO3 in Quad SPI only when QE=1; not available if QE=1 and /HOLD is needed.
VCC (Pin 8)	Power Supply	1.7–1.95V supply; requires local 100nF ceramic decoupling; voltage tracking on /CS required during power-up/down per datasheet Figure 58.

Key Features

Feature	Design Value
Quad SPI with 133MHz clock	Enables 532 Mbps effective bandwidth using Fast Read Quad I/O (EBh), eliminating need for wider parallel buses in resource-limited MCUs.
Uniform 4KB sector erase	Allows independent firmware image partitioning (e.g., bootloader + app + config) without cross-sector corruption risk during over-the-air updates.
Erase/Program suspend/resume	Permits high-priority interrupt service routines to execute while background erase/program continues - critical for real-time industrial control loops.
OTP-locked security registers	Provides tamper-resistant storage for cryptographic keys or calibration data that cannot be overwritten after initial programming.
64-bit unique device ID	Enables secure device authentication and firmware binding in distributed sensor networks without external UID components.
Hardware /WP + software BP bits	Combines physical pin-level protection with configurable sector locking - prevents accidental writes during debug, field service, or brown-out conditions.

Applications

Firmware Storage in PLC Modules	Boot Code Execution (XIP) for RISC-V SoCs
Use Scenario: Storing firmware binaries and configuration parameters in programmable logic controllers deployed in factory automation environments with ambient temperatures up to +105°C. IC Role / Device Role / Timing Role: Non-volatile code and data storage with deterministic 4KB sector erase for safe dual-bank firmware updates. Use Value: Enables zero-downtime firmware upgrades via background erase of inactive bank while active bank executes - supported by suspend/resume and uniform sector layout.	Use Scenario: Direct execution of boot code from flash by RISC-V-based SoCs in edge AI gateways, minimizing SRAM footprint and boot latency. IC Role / Device Role / Timing Role: XIP-capable Quad SPI memory delivering 532 Mbps read bandwidth to feed instruction fetch pipelines without cache misses. Use Value: Eliminates need for external RAM-based boot staging; 133MHz Quad I/O meets timing closure for 200+ MHz CPU clocks with single-cycle instruction fetch.
Secure Parameter Logging in Motor Drives	OTA Update Storage for Smart Sensors
Use Scenario: Recording runtime diagnostics (e.g., torque profiles, thermal events) in servo motor drives operating under vibration and EMI stress. IC Role / Device Role / Timing Role: High-reliability data logger with OTP-protected calibration constants and hardware /WP pin to prevent corruption during power transients. Use Value: Maintains traceability and regulatory compliance via immutable 64-bit UID and >20-year retention - no recalibration required over product lifetime.	Use Scenario: Storing signed firmware patches in battery-powered wireless sensors with constrained PCB area and strict power budgets. IC Role / Device Role / Timing Role: Low-power, space-efficient firmware repository supporting secure patch verification and atomic sector-level writes. Use Value: 1µA power-down current extends 10-year battery life; 4KB sectors allow patch sizes aligned to erase boundaries - no wasted erase cycles.

Firmware Storage in PLC Modules

Boot Code Execution (XIP) for RISC-V SoCs

Use Scenario: Storing firmware binaries and configuration parameters in programmable logic controllers deployed in factory automation environments with ambient temperatures up to +105°C.

IC Role / Device Role / Timing Role: Non-volatile code and data storage with deterministic 4KB sector erase for safe dual-bank firmware updates.

Use Value: Enables zero-downtime firmware upgrades via background erase of inactive bank while active bank executes - supported by suspend/resume and uniform sector layout.

Use Scenario: Direct execution of boot code from flash by RISC-V-based SoCs in edge AI gateways, minimizing SRAM footprint and boot latency.

IC Role / Device Role / Timing Role: XIP-capable Quad SPI memory delivering 532 Mbps read bandwidth to feed instruction fetch pipelines without cache misses.

Use Value: Eliminates need for external RAM-based boot staging; 133MHz Quad I/O meets timing closure for 200+ MHz CPU clocks with single-cycle instruction fetch.

Secure Parameter Logging in Motor Drives

OTA Update Storage for Smart Sensors

Use Scenario: Recording runtime diagnostics (e.g., torque profiles, thermal events) in servo motor drives operating under vibration and EMI stress.

IC Role / Device Role / Timing Role: High-reliability data logger with OTP-protected calibration constants and hardware /WP pin to prevent corruption during power transients.

Use Value: Maintains traceability and regulatory compliance via immutable 64-bit UID and >20-year retention - no recalibration required over product lifetime.

Use Scenario: Storing signed firmware patches in battery-powered wireless sensors with constrained PCB area and strict power budgets.

IC Role / Device Role / Timing Role: Low-power, space-efficient firmware repository supporting secure patch verification and atomic sector-level writes.

Use Value: 1µA power-down current extends 10-year battery life; 4KB sectors allow patch sizes aligned to erase boundaries - no wasted erase cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial NOR flash applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MX25L12833FZC-10G	3V supply (2.7–3.6V), 104MHz max Quad SPI clock, no /RESET pin in 8-pin SOIC, lacks OTP security registers.	Requires level-shifting for 1.8V systems; lower bandwidth limits XIP performance; no hardware reset or secure key storage.	Select only if legacy 3V infrastructure exists and security/temperature requirements are relaxed.
S25FL128SAGMFI000	1.8V supply, 133MHz Quad SPI, includes SFDP v1.6 and configurable dummy cycles, but no /HOLD pin in 8-pin SOIC variant.	Superior configurability for timing margining; missing /HOLD limits multi-device SPI bus arbitration in dense layouts.	Prefer when advanced timing tuning is needed and /HOLD is unused; verify pin compatibility with existing 8-pin SOIC footprint.

Compared with W25Q128JWCIQ, MX25L12833FZC-10G requires voltage translation and offers no OTP security, while S25FL128SAGMFI000 provides better timing flexibility but removes /HOLD - making W25Q128JWCIQ optimal for 1.8V industrial designs needing both hardware reset readiness and multi-device bus hold capability.

Availability

W25Q128JWCIQ is available at Aetrix Electronics and suitable for industrial automation, motor control, and edge AI gateway applications requiring stable component supply, long-term lifecycle support, and guaranteed temperature-grade availability.

Supply support for W25Q128JWCIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial flash, mobile DRAM, and code storage devices for industrial and automotive markets.

The W25Q series was designed specifically for high-performance, low-voltage embedded systems requiring robust code storage, XIP capability, and extended temperature reliability - targeting industrial-plus and automotive-qualified applications.

FAQ

What is the maximum Quad SPI clock frequency supported by W25Q128JWCIQ?

The W25Q128JWCIQ supports up to 133 MHz Quad SPI clock frequency, enabling 532 Mbps effective data transfer using Fast Read Quad I/O (EBh) instructions. This specification is guaranteed across the full –40°C to +105°C operating range and 1.7–1.95V supply, as confirmed in Section 9.6 of the official datasheet Revision G.

Does W25Q128JWCIQ include a hardware reset pin?

No, W25Q128JWCIQ in the 8-pin SOIC 208-mil package (CIQ suffix) does not include a dedicated /RESET pin. Hardware reset is only available on SOIC-16 and TFBGA variants. For CIQ, system-level reset must use the software reset sequence (66h + 99h), which takes ~30 µs to complete.

How is Quad SPI mode enabled on W25Q128JWCIQ?

Quad SPI mode on W25Q128JWCIQ is enabled by setting the Quad Enable (QE) bit in Status Register-2. When QE = 1, pins /WP (pin 3) and /HOLD (pin 7) become IO2 and IO3 respectively. This change is non-volatile if written to the non-volatile portion of the register, and must be verified before issuing Quad I/O commands like EBh.

What package type corresponds to the 'CIQ' suffix in W25Q128JWCIQ?

The 'CIQ' suffix denotes the 8-pin SOIC 208-mil package (Package Code S), as specified in Winbond's Ordering Information table (Section 11.1). This variant includes /CS, DO, /WP, GND, DI, CLK, /HOLD, and VCC pins - with no dedicated /RESET pin - and is rated for industrial-plus temperature range (–40°C to +105°C).

Can W25Q128JWCIQ execute code directly from flash (XIP)?

Yes, W25Q128JWCIQ supports execute-in-place (XIP) operation via Dual and Quad SPI interfaces. Its 133MHz Quad SPI clock and Fast Read Quad I/O (EBh) instruction deliver sufficient bandwidth to feed instruction fetch units of modern MCUs and SoCs without intermediate buffering, as confirmed in the General Descriptions section of the datasheet.

W25Q128JWCIQ Specifications

Product attributes: Attribute value

Manufacturer:: Winbond Electronics Corporation

Series:: SpiFlash®

Package/Case:: 24-TBGA

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: FLASH

Technology:: FLASH - NOR

Memory Size:: 128Mbit

Memory Organization:: 16M x 8

Memory Interface:: SPI - Quad I/O

Clock Frequency:: 133 MHz

Write Cycle Time - Word, Page:: 3ms

Access Time:: -

Voltage - Supply:: 1.7V ~ 1.95V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TFBGA (6x8)

W25Q128JWCIQ FAQ

1.How can I place an order for W25Q128JWCIQ through Aetrix?

Please submit a Request for Quotation (RFQ) for W25Q128JWCIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for W25Q128JWCIQ reliable?

The price and inventory of W25Q128JWCIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JWCIQ is usually 5 days.

3.What payment methods are accepted for W25Q128JWCIQ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JWCIQ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for W25Q128JWCIQ?

W25Q128JWCIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your W25Q128JWCIQ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for W25Q128JWCIQ?

For technical support, including W25Q128JWCIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JWCIQ requirements.

6.How does Aetrix verify that W25Q128JWCIQ is sourced from the original manufacturer or authorized distributors?

All W25Q128JWCIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JWCIQ meets industry standards.

7.What is the process for return or replacement of W25Q128JWCIQ?

All W25Q128JWCIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JWCIQ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The W25Q128JWCIQ part is unused and in its original packaging.

Return procedure for W25Q128JWCIQ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…