Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Winbond Electronics Corporation W25Q128JWPIQ

Name: W25Q128JWPIQ
Brand: Winbond Electronics Corporation
SKU: W25Q128JWPIQ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: W25Q128JWPIQ

Manufacturer:: Winbond Electronics Corporation

Category:: Memory

Package:: 8-WDFN Exposed Pad

Datasheet:: W25Q128JWPIQ.pdf

Description:: IC FLASH 128MBIT SPI/QUAD 8WSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,062

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

W25Q128JWPIQ from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard, Dual, and Quad SPI interfaces with up to 133MHz clock frequency, 532MHz equivalent Quad I/O throughput, and 4KB uniform sector architecture - used for XIP code execution, firmware storage, and parameter retention in space-constrained industrial embedded systems.

For engineers reviewing the W25Q128JWPIQ datasheet, W25Q128JWPIQ pinout, W25Q128JWPIQ application, or W25Q128JWPIQ equivalent, this page delivers verified package mapping (8-pin SOIC 208-mil), confirmed Quad Enable (QE) bit control, hardware /RESET availability in select variants, JEDEC ID (EF4018), and SFDP register support - all critical for boot loader integration, secure firmware update, and layout compatibility validation.

Technical Context

The W25Q128JWPIQ implements a flexible SPI command set including Fast Read Quad I/O (EBh), Quad Input Page Program (32h), and Erase/Program Suspend (75h), enabling deterministic interruptible operations in real-time systems. Its status register architecture supports volatile/non-volatile BP2–BP0, TB, SEC, CMP, SRP, and QE bits - allowing granular 4KB sector protection and persistent Quad SPI mode configuration.

It operates across –40°C to +105°C with 1.7–1.95V VCC supply, achieves ≤1µA power-down current (typ.), and guarantees ≥100K program-erase cycles with >20-year data retention - meeting industrial-plus grade reliability requirements without external voltage regulation or thermal derating.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Density	128 M-bit (16 MB), organized as 65,536 × 256-byte pages - enables full firmware image storage with byte-addressable access.
SPI Interface Modes	Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3) SPI - selectable via QE bit; supports XIP execution without external bus translation.
Max Clock Frequency	133 MHz for Quad I/O; yields 532 Mbps effective throughput - exceeds parallel NOR performance while using only 6 signal pins.
Erase Granularity	Uniform 4 KB sectors (4,096 total), 32 KB blocks (256), 64 KB blocks (128), and chip erase - allows fine-grained OTA update partitioning.
Write Protection	Hardware /WP pin + software-configurable BP/TB/SEC/CMP bits + OTP security registers - provides layered defense against accidental or malicious writes.
Data Retention	Minimum 20 years at +85°C - validated for long-life industrial deployments without refresh cycles.
Operating Voltage	1.7 V to 1.95 V - compatible with modern low-power SoC I/O domains and eliminates level-shifting in 1.8V systems.
JEDEC ID	0xEF4018 - enables automatic device detection and configuration in bootloader firmware.

Pinout & Package

W25Q128JWPIQ is supplied in an 8-pin SOIC 208-mil package (Package Code S), with no dedicated /RESET pin - /HOLD pin serves dual function as IO3 in Quad SPI mode. Pin functions are electrically validated per Winbond datasheet Rev. G.

Pin	Circuit Role	Design Meaning
1 /CS	Chip Select Input	Active-low enable; high-impedance DO during deselect; must transition high→low after power-up before first instruction.
2 DO (IO1)	Data Output / I/O1	Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad modes - carries read data or address bytes.
3 /WP (IO2)	Write Protect Input / I/O2	Active-low hardware lock; becomes IO2 when QE=1 - enables hardware-based sector protection independent of register state.
4 GND	Ground Reference	Primary return path for VCC and I/O signals; requires low-impedance PCB connection to minimize noise coupling into SPI timing.
5 DI (IO0)	Data Input / I/O0	Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad modes - carries instructions, addresses, and write data.
6 CLK	Serial Clock Input	Edge-triggered timing reference; supports SPI Mode 0 and Mode 3 - determines sampling edge for all I/O transfers.
7 /HOLD (IO3)	Hold Input / I/O3	Pauses ongoing read/write when low; becomes IO3 in Quad mode (QE=1); not available as /HOLD when Quad enabled.
8 VCC	Power Supply	1.7–1.95 V supply; internal LDO regulates core logic - decoupling capacitor required within 5 mm of pin per layout guidelines.

Key Features

Feature	Design Value
Quad Enable (QE) Bit	Non-volatile Status Register-2 bit that permanently configures /WP and /HOLD as IO2/IO3 - enables 4-line data transfer without pin remapping.
Erase/Program Suspend	Supports 75h/7Ah commands to pause and resume background erase/program - essential for time-critical interrupt handling in RTOS environments.
64-Bit Unique ID	Factory-programmed read-only identifier (4Bh instruction) - enables device-specific firmware binding and anti-cloning in secure boot flows.
SFDP Register	Standard Flash Discovery Parameter table (5Ah) - allows host MCU to auto-detect density, timing, and feature set without hard-coded assumptions.
Security Registers	Three 256-byte OTP-locked regions (42h/44h/48h) - stores cryptographic keys or calibration data immune to field reprogramming.
Top/Bottom Block Protect	TB bit selects protection direction for BP2–BP0 bits - permits locking either lower or upper memory segments, ideal for bootloader+application separation.

Applications

Firmware Boot Storage	Secure OTA Updates
Use Scenario: Storing boot code for ARM Cortex-M or RISC-V microcontrollers requiring immediate XIP execution on power-up. IC Role / Device Role / Timing Role: Primary non-volatile code store accessed via Quad SPI during reset vector fetch and early initialization. Use Value: 133MHz Quad I/O delivers >66MB/s continuous read - reduces boot latency by 3× vs. standard SPI, enabling sub-100ms cold start.	Use Scenario: Hosting delta firmware patches and signature verification assets for wireless updates in industrial gateways. IC Role / Device Role / Timing Role: Secure, field-updatable storage partition with hardware write-protection for critical bootloader region. Use Value: Individual sector lock (36h/39h) + OTP security registers prevent rollback attacks and unauthorized key extraction.
Parameter & Calibration Data	Human-Machine Interface (HMI) Assets
Use Scenario: Retaining sensor calibration coefficients, user preferences, and runtime counters across power cycles in PLC modules. IC Role / Device Role / Timing Role: Non-volatile parameter bank with atomic 4KB sector erase - avoids corruption during partial writes. Use Value: Uniform 4KB sectors allow isolated updates without disturbing adjacent configuration data - eliminates need for RAM shadowing.	Use Scenario: Storing GUI assets (fonts, icons, screen layouts) for embedded displays in medical or test equipment. IC Role / Device Role / Timing Role: High-bandwidth asset repository streamed directly to display controller via Quad SPI DMA. Use Value: 532Mbps effective throughput sustains 24-bit RGB video overlay at 60fps without frame buffering bottlenecks.

Firmware Boot Storage

Secure OTA Updates

Use Scenario: Storing boot code for ARM Cortex-M or RISC-V microcontrollers requiring immediate XIP execution on power-up.

IC Role / Device Role / Timing Role: Primary non-volatile code store accessed via Quad SPI during reset vector fetch and early initialization.

Use Value: 133MHz Quad I/O delivers >66MB/s continuous read - reduces boot latency by 3× vs. standard SPI, enabling sub-100ms cold start.

Use Scenario: Hosting delta firmware patches and signature verification assets for wireless updates in industrial gateways.

IC Role / Device Role / Timing Role: Secure, field-updatable storage partition with hardware write-protection for critical bootloader region.

Use Value: Individual sector lock (36h/39h) + OTP security registers prevent rollback attacks and unauthorized key extraction.

Parameter & Calibration Data

Human-Machine Interface (HMI) Assets

Use Scenario: Retaining sensor calibration coefficients, user preferences, and runtime counters across power cycles in PLC modules.

IC Role / Device Role / Timing Role: Non-volatile parameter bank with atomic 4KB sector erase - avoids corruption during partial writes.

Use Value: Uniform 4KB sectors allow isolated updates without disturbing adjacent configuration data - eliminates need for RAM shadowing.

Use Scenario: Storing GUI assets (fonts, icons, screen layouts) for embedded displays in medical or test equipment.

IC Role / Device Role / Timing Role: High-bandwidth asset repository streamed directly to display controller via Quad SPI DMA.

Use Value: 532Mbps effective throughput sustains 24-bit RGB video overlay at 60fps without frame buffering bottlenecks.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial NOR flash applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MX25L12833FZC-10G	3V supply (2.7–3.6V), no /RESET pin in 8-pin SOIC, max 104MHz Quad SPI clock	Lacks 1.8V compatibility and 133MHz performance - unsuitable for battery-powered or high-throughput XIP use cases	Select only if system uses 3.3V I/O and does not require >100MB/s read bandwidth.
IS25LP128-JBLE	1.8V operation, 133MHz Quad SPI, but uses different SFDP layout and lacks OTP security registers	Missing 3×256-byte OTP-locked regions - cannot meet secure key storage requirements for FIPS-compliant designs	Choose when SFDP compatibility is prioritized over cryptographic key isolation.

Compared with MX25L12833FZC-10G and IS25LP128-JBLE, W25Q128JWPIQ uniquely combines 1.8V operation, 133MHz Quad SPI, OTP security registers, and JEDEC-standard SFDP - making it the only option among the three qualified for industrial-plus grade secure boot and high-speed XIP in constrained power envelopes.

Availability

W25Q128JWPIQ is available at Aetrix Electronics and suitable for industrial control panels, medical diagnostics devices, and automotive telematics modules requiring stable component supply, extended temperature operation, and long-term lifecycle assurance.

Supply support for W25Q128JWPIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty DRAM, mobile DRAM, and serial flash memory solutions since 1987.

The W25Q series targets industrial, automotive, and networking applications demanding high reliability, low-voltage operation, and advanced security features - with W25Q128JWPIQ specifically engineered for 1.8V systems needing robust firmware storage and secure field updates.

FAQ

What is the operating voltage range for W25Q128JWPIQ?

W25Q128JWPIQ operates from 1.7 V to 1.95 V, optimized for 1.8V I/O domains. This narrow range eliminates need for external regulators in modern low-power SoCs and ensures stable timing margins across –40°C to +105°C. Operation outside this window may cause undefined behavior or data corruption - always verify VCC rail stability during power sequencing.

Does W25Q128JWPIQ support hardware reset via /RESET pin?

No - W25Q128JWPIQ (SOIC 208-mil variant) does not include a dedicated /RESET pin. The /HOLD pin serves as IO3 in Quad SPI mode but cannot perform hardware reset. For reset functionality, use the software sequence: Enable Reset (66h) followed by Reset Device (99h), which takes ~30µS. Hardware /RESET is only available on SOIC-16 and TFBGA packages.

How is Quad SPI mode enabled on W25Q128JWPIQ?

Quad SPI mode is enabled by setting the Quad Enable (QE) bit in Status Register-2 using Write Status Register-2 (31h) instruction. Once QE=1, /WP and /HOLD pins become IO2 and IO3 respectively. This configuration is non-volatile unless cleared - ensuring persistent Quad mode across power cycles without host reinitialization.

What package type is used for W25Q128JWPIQ?

W25Q128JWPIQ uses the 8-pin SOIC 208-mil package (Package Code S), with pinout matching Figure 1a in the datasheet. It has no /RESET pin and shares /HOLD/IO3 functionality - critical for layout verification when migrating from packages with dedicated reset capability.

Can W25Q128JWPIQ be used for secure key storage?

Yes - W25Q128JWPIQ includes three 256-byte Security Registers programmable via 42h instruction and permanently lockable with OTP bits (LB3–LB1). Once locked, these regions resist readback and reprogramming - making them suitable for storing AES keys, device certificates, or calibration secrets in tamper-resistant applications.

W25Q128JWPIQ Specifications

Product attributes: Attribute value

Manufacturer:: Winbond Electronics Corporation

Series:: SpiFlash®

Package/Case:: 8-WDFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: FLASH

Technology:: FLASH - NOR

Memory Size:: 128Mbit

Memory Organization:: 16M x 8

Memory Interface:: SPI - Quad I/O

Clock Frequency:: 133 MHz

Write Cycle Time - Word, Page:: -, 3ms

Access Time:: -

Voltage - Supply:: 1.7V ~ 1.95V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-WSON (6x5)

W25Q128JWPIQ FAQ

1.How can I place an order for W25Q128JWPIQ through Aetrix?

Please submit a Request for Quotation (RFQ) for W25Q128JWPIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for W25Q128JWPIQ reliable?

The price and inventory of W25Q128JWPIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JWPIQ is usually 5 days.

3.What payment methods are accepted for W25Q128JWPIQ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JWPIQ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for W25Q128JWPIQ?

W25Q128JWPIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your W25Q128JWPIQ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for W25Q128JWPIQ?

For technical support, including W25Q128JWPIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JWPIQ requirements.

6.How does Aetrix verify that W25Q128JWPIQ is sourced from the original manufacturer or authorized distributors?

All W25Q128JWPIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JWPIQ meets industry standards.

7.What is the process for return or replacement of W25Q128JWPIQ?

All W25Q128JWPIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JWPIQ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The W25Q128JWPIQ part is unused and in its original packaging.

Return procedure for W25Q128JWPIQ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…