My Inquiry
My Account
Winbond Electronics Corporation W25Q128JWSIQ
- Part No.:
- W25Q128JWSIQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q128JWSIQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JWSIQ from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory supporting Standard, Dual, and Quad SPI interfaces with up to 133MHz clock frequency, 532MHz equivalent Quad I/O throughput, and 4KB uniform sector architecture - used for XIP code execution, firmware storage, and parameter retention in space-constrained industrial embedded systems.
For engineers reviewing the W25Q128JWSIQ datasheet, W25Q128JWSIQ pinout, W25Q128JWSIQ application, or W25Q128JWSIQ equivalent, this page delivers verified package mapping (8-pin SOIC 208-mil), confirmed pin functions including /CS, CLK, IO0–IO3, /WP, /HOLD, VCC and GND, real-world timing specs (tRST = 30µs, tRESET* = 1µs), and validated alternatives for industrial-grade firmware storage.
Technical Context
The W25Q128JWSIQ implements a flexible SPI interface with three operational modes: Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3), where Quad mode requires non-volatile QE bit (Status Register-2) configuration. It supports SPI Modes 0 and 3, with hardware /RESET available only on SOIC-16 and TFBGA packages - not on the S-coded SOIC 208-mil variant like W25Q128JWSIQ.
Its memory array comprises 65,536 pages of 256 bytes each, organized into 4,096 erasable 4KB sectors and 256 erasable 64KB blocks. Erase/program suspend/resume, individual sector lock, and 3×256-byte OTP-locked security registers enable robust firmware integrity management in mission-critical industrial applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) - sufficient for full MCU boot images and multi-version firmware storage |
| Supply Voltage | 1.7–1.95 V - compatible with low-power 1.8V system rails and reduces thermal load |
| Quad SPI Clock | Up to 133 MHz - enables 532 Mbps effective data rate for fast XIP or OTA update streaming |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade operation without derating |
| Erase Cycles | 100,000 min per sector - supports frequent field firmware updates over product lifetime |
| Data Retention | 20+ years - ensures long-term reliability of stored calibration data and device identity |
| Page Program Time | Typ. 0.65 ms per 256-byte page - enables efficient incremental firmware patching |
| Power-down Current | <1 µA (typ.) - critical for battery-backed or energy-harvesting edge nodes |
Pinout & Package
W25Q128JWSIQ uses the 8-pin SOIC 208-mil package (Package Code S), with no dedicated /RESET pin - /HOLD pin serves dual function as IO3 in Quad mode and cannot be used for hardware reset.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; high-impedance DO and standby current when deasserted |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; becomes IO1 in Dual/Quad modes |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware write lock for status register; becomes IO2 when QE=1 |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; becomes IO0 in Dual/Quad modes |
| 6 CLK | Serial Clock Input | Edge-triggered timing source; supports Mode 0 and Mode 3 SPI clock polarity |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing transfer; becomes IO3 in Quad mode (QE=1); no /RESET function |
| 8 VCC | Power Supply | 1.7–1.95 V supply; internal regulation enables stable core voltage across rail variation |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) Bit | Non-volatile Status Register-2 bit enabling IO2/IO3 functionality - required for 4-line read/write |
| Erase/Program Suspend | Allows pausing erase or program to service high-priority reads - essential for real-time firmware updates |
| 64-bit Unique ID | Factory-programmed per-device identifier - enables secure device authentication and anti-cloning |
| SFDP Register | Standard Flash Discovery Parameter table - enables automatic driver configuration without hardcoding |
| Individual Sector Lock | OTP-capable per-sector lock bits - prevents accidental overwrite of critical bootloader or calibration sectors |
| Security Registers | 3×256-byte OTP-locked registers - stores cryptographic keys or license tokens with hardware-enforced write protection |
Applications
| Firmware Storage | Boot Code Execution (XIP) |
|---|---|
Use Scenario: Storing MCU application firmware, bootloader, and configuration parameters in industrial PLCs and motor drives. IC Role / Device Role / Timing Role: Non-volatile code and data repository with 4KB sector granularity for atomic firmware updates. Use Value: Enables field-upgradable firmware without requiring external parallel flash or EEPROM, reducing BOM count and PCB area. |
Use Scenario: Executing startup code directly from flash on Cortex-M7/M33 microcontrollers in medical imaging modules. IC Role / Device Role / Timing Role: High-speed Quad SPI memory mapped as instruction space via MMU or cache controller. Use Value: Eliminates RAM copy latency and increases boot speed by >3× vs. Standard SPI, while maintaining deterministic timing. |
| Secure Device Identity | OTA Update Buffer |
Use Scenario: Providing tamper-resistant device identity in smart grid meters certified to IEC 62443. IC Role / Device Role / Timing Role: Source of immutable 64-bit UID and OTP-secured cryptographic keys for secure boot chain. Use Value: Meets hardware-root-of-trust requirements without adding discrete secure elements or increasing bill-of-materials cost. |
Use Scenario: Holding staged firmware images during over-the-air updates in wireless sensor gateways. IC Role / Device Role / Timing Role: Dual-bank storage partitioned for active/inactive firmware images with atomic swap capability. Use Value: Guarantees fail-safe rollback on corrupted OTA download using sector-level erase isolation and suspend/resume. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12833FZC-10G | 3V supply (2.7–3.6V), no Quad Enable bit in Status Register-2; supports only Dual I/O natively | Requires level-shifting for 1.8V systems; lacks native Quad SPI for high-throughput XIP | Select when legacy 3V design reuse is prioritized over speed and power efficiency |
| S25FL128SAGMFI001 | 1.8V supply, 133MHz Quad SPI, but uses different SFDP layout and lacks OTP security registers | Compatible pinout and timing, but missing individual sector lock and 3×256-byte OTP security space | Choose when basic Quad SPI performance suffices and cryptographic key storage is handled externally |
Compared with W25Q128JWSIQ, MX25L12833FZC-10G requires voltage translation in 1.8V systems and delivers lower throughput, while S25FL128SAGMFI001 matches voltage and speed but omits OTP-based security features essential for secure boot implementations.
Availability
W25Q128JWSIQ is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and automotive infotainment head units requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for W25Q128JWSIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, mobile DRAM, and code storage devices for industrial and automotive markets.
The W25Q series targets high-reliability embedded systems needing fast, secure, and low-voltage code storage - designed specifically for XIP, OTA updates, and firmware integrity in harsh environments.
FAQ
What is the operating voltage range for W25Q128JWSIQ?
The W25Q128JWSIQ operates within a strict 1.7 V to 1.95 V supply range. This 1.8V nominal interface ensures compatibility with modern ultra-low-power microcontrollers and eliminates the need for level shifters in 1.8V system designs. Operation outside this window may cause undefined behavior or failure to execute instructions such as Read Status Register or Page Program.
Does W25Q128JWSIQ support hardware reset via /RESET pin?
No, W25Q128JWSIQ does not support hardware reset. It uses the 8-pin SOIC 208-mil package (Code S), which lacks a dedicated /RESET pin. The /HOLD pin (Pin 7) functions as IO3 in Quad mode but cannot serve as /RESET. Hardware reset is only available on SOIC-16 (Code F) and TFBGA packages - confirmed in Section 4.6 and Package Table 10.4/10.5 of the datasheet.
How is Quad SPI mode enabled on W25Q128JWSIQ?
Quad SPI mode on W25Q128JWSIQ is enabled by setting the Quad Enable (QE) bit in Status Register-2 (SR2). This bit must be written non-volatily using Write Status Register-2 (31h) instruction. Once QE = 1, pins /WP (Pin 3) and /HOLD (Pin 7) become IO2 and IO3 respectively - enabling four-line data transfer for instructions like Fast Read Quad I/O (EBh).
What is the minimum erase block size supported by W25Q128JWSIQ?
The minimum erase block size for W25Q128JWSIQ is 4KB, corresponding to one uniform sector. The device contains 4,096 such sectors, allowing fine-grained firmware partitioning - for example, isolating bootloader, application, and calibration data into separate erasable regions without affecting adjacent content.
Can W25Q128JWSIQ store cryptographic keys securely?
Yes, W25Q128JWSIQ includes 3×256-byte Security Registers with One-Time-Programmable (OTP) lock bits (LB1–LB3). Once locked, these registers prevent further writes - making them suitable for storing immutable cryptographic keys, device licenses, or root certificates. Access requires Read Security Registers (48h) and is protected by Status Register write locks.
W25Q128JWSIQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- -, 3ms
- Access Time:
- -
- Voltage - Supply:
- 1.7V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q128JWSIQ FAQ
1.How can I place an order for W25Q128JWSIQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JWSIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JWSIQ reliable?
The price and inventory of W25Q128JWSIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JWSIQ is usually 5 days.
3.What payment methods are accepted for W25Q128JWSIQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JWSIQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JWSIQ?
W25Q128JWSIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JWSIQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JWSIQ?
For technical support, including W25Q128JWSIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JWSIQ requirements.
6.How does Aetrix verify that W25Q128JWSIQ is sourced from the original manufacturer or authorized distributors?
All W25Q128JWSIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JWSIQ meets industry standards.
7.What is the process for return or replacement of W25Q128JWSIQ?
All W25Q128JWSIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JWSIQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JWSIQ part is unused and in its original packaging.
Return procedure for W25Q128JWSIQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JWSIQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
