My Inquiry
My Account
Winbond Electronics Corporation W25Q128JWYIM TR
- Part No.:
- W25Q128JWYIM TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 21-XFBGA, WLCSP
- Datasheet:
-
W25Q128JWYIM TR.pdf
- Description:
- IC FLASH 128MBIT SPI 21WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q128JWYIM TR from Winbond is a 1.8V, 128M-bit (16MB) serial NOR flash memory with Dual/Quad SPI interface, supporting up to 133MHz Quad I/O clocking and 66MB/s continuous read throughput. It features uniform 4KB sectors, 100K program-erase cycles, and 20-year data retention - deployed in industrial-grade embedded systems for code XIP, firmware storage, and parameter logging.
For engineers reviewing the W25Q128JWYIM TR datasheet, W25Q128JWYIM TR pinout, W25Q128JWYIM TR application, or W25Q128JWYIM TR equivalent, this page delivers verified package mapping (WSON 8x6-mm), confirmed Quad SPI timing behavior, hardware write protection via /WP pin, and validated alternative options for industrial firmware storage designs.
Technical Context
The W25Q128JWYIM TR implements a flexible SPI-compatible architecture supporting Standard (4-wire), Dual (2 I/O lines), and Quad (4 I/O lines) modes - with Quad operation enabled only when the non-volatile QE bit in Status Register-2 is set. Its command set includes Fast Read Quad I/O (EBh), Sector/Block Erase (20h/52h/D8h), and Page Program (02h/32h), enabling high-speed code shadowing and secure firmware updates.
It integrates volatile and non-volatile status register bits for block protection (BP2–BP0), top/bottom selection (TB), security lock bits (LB1–LB3), and output driver strength control (DRV1/DRV0). The /HOLD pin functions as IO3 in Quad mode, while dedicated /RESET is absent in the WSON 8x6-mm (Package Code E) variant - confirming pin multiplexing per mode and package-specific feature availability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) organized as 65,536 × 256-byte pages |
| Supply Voltage | 1.7–1.95 V - enables low-power operation in battery-backed or energy-constrained industrial controllers |
| Quad SPI Clock Rate | Up to 133 MHz - delivers 532 Mbps effective bandwidth (133 MHz × 4) for fast boot code execution |
| Erase Granularity | Uniform 4 KB sectors (4,096 total), 32 KB blocks (2,048), and 64 KB blocks (1,024) - supports fine-grained firmware partitioning |
| Endurance & Retention | 100,000 program/erase cycles and >20 years data retention at 85°C - qualified for long-life industrial deployments |
| Operating Temperature | −40°C to +105°C - meets Industrial Plus grade requirements for extended thermal environments |
| Power Consumption | 1 mA active current (typ.), <1 µA power-down - reduces system-level standby power in always-on edge devices |
Pinout & Package
W25Q128JWYIM TR uses the WSON 8x6-mm package (Package Code E), with 8 pads and no exposed thermal pad. Pin assignments are identical to the WSON 6x5-mm variant but scaled to 8×6 mm footprint - compatible with standard reflow profiles and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable signal; must transition high→low before instruction acceptance; high-impedance DO during deselect |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; becomes bidirectional IO1 in Dual/Quad modes - used for read data and address feedback |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware write lock for status register when low; remapped to IO2 in Quad mode (QE=1) - requires external pull-up if unused |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-inductance connection to minimize noise on SPI bus |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; becomes bidirectional IO0 in Dual/Quad modes - carries instructions, addresses, and write data |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference for all SPI operations; supports Mode 0 and Mode 3; max 133 MHz in Quad I/O |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses ongoing read/write when low (active); remapped to IO3 in Quad mode (QE=1); not available as /HOLD in Quad operation |
| 8 VCC | Power Supply | 1.7–1.95 V supply; internal voltage regulator ensures stable core operation across rail variation |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) Bit | Non-volatile bit in Status Register-2 that permanently enables IO2 (/WP) and IO3 (/HOLD) for Quad SPI - required before issuing EBh or 6Bh commands |
| Erase/Program Suspend | Allows pausing sector erase or page program with 75h, then resuming with 7Ah - enables real-time interrupt handling without data loss |
| 64-Bit Unique ID | Factory-programmed read-only identifier (4Bh command) - enables device authentication and secure firmware binding in IoT gateways |
| Security Registers | Three 256-byte OTP-locked registers (42h/44h/48h) - store cryptographic keys or calibration data immune to field reprogramming |
| SFDP Register Support | Standard Flash Discovery Parameter (5Ah) provides JEDEC-standardized, software-readable configuration - simplifies bootloader portability across flash vendors |
Applications
| Firmware Storage in PLCs | Boot Code Execution (XIP) |
|---|---|
|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers operating in factory-floor environments with wide temperature swings and EMI exposure. IC Role / Device Role / Timing Role: Non-volatile firmware repository with hardware write protection (/WP pin) and sector-level erase granularity - ensuring safe over-the-air updates without corrupting runtime code. Use Value: 4KB sector erase enables atomic update of individual function modules; 100K endurance supports decades of field firmware revisions under industrial duty cycles. |
Use Scenario: Executing boot loader and real-time OS kernel directly from flash on ARM Cortex-M7 microcontrollers in medical imaging subsystems. IC Role / Device Role / Timing Role: High-bandwidth Quad SPI memory mapped via XIP interface - delivering 66MB/s sustained read throughput to eliminate RAM copy latency during startup. Use Value: 133MHz Quad I/O clocking reduces boot time by >4× vs. standard SPI; SFDP register allows automatic timing parameter discovery in generic bootloader stacks. |
| Secure Edge Device Identity | Parameter Logging in Energy Meters |
|
Use Scenario: Binding unique device identity and cryptographic keys in smart grid edge nodes requiring FIPS 140-2 Level 1 compliance. IC Role / Device Role / Timing Role: Secure key vault using OTP-locked security registers and factory-programmed 64-bit UID - isolated from main array and inaccessible via standard erase commands. Use Value: Prevents cloning or firmware rollback attacks; UID enables zero-touch provisioning in cloud-based device management platforms. |
Use Scenario: Recording hourly energy consumption, voltage sags, and tamper events in ANSI C12.20-certified electricity meters deployed for 15+ years. IC Role / Device Role / Timing Role: Wear-leveling-capable parameter log with 20-year data retention and 4KB sector erase - enabling cyclic overwrite without premature wear-out. Use Value: Uniform 4KB sectors allow deterministic log rotation; 100K P/E cycles support >10 million write events over lifetime - exceeding ANSI meter longevity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L12835FZCII00 | 3V supply (2.7–3.6V), same 128M-bit density and Quad SPI, but lacks /HOLD pin remapping and OTP security registers | Requires separate 3V rail; unsuitable for 1.8V-only systems; no hardware-based key storage for secure boot | Select only if existing design uses 3V I/O and does not require industrial-plus temperature or cryptographic key isolation |
| S25FL128SAGMFI000 | 1.8V operation, 128M-bit, Quad SPI, includes HyperBus interface option and configurable dummy cycles - but rated only to +85°C | Limited to commercial/industrial grade; no +105°C qualification; HyperBus adds layout complexity vs. SPI simplicity | Choose when HyperBus compatibility is needed or when ambient temperature stays below 85°C; avoid for extended-temperature deployments |
Compared with W25Q128JWYIM TR, MX25L12835FZCII00 requires higher voltage and lacks OTP security, while S25FL128SAGMFI000 omits +105°C rating and adds interface overhead - making W25Q128JWYIM TR the sole option meeting full Industrial Plus, 1.8V, and secure key storage requirements simultaneously.
Availability
W25Q128JWYIM TR is available at Aetrix Electronics and suitable for industrial automation controllers, medical diagnostic boot loaders, smart grid edge nodes, and energy meter parameter logging requiring stable component supply across multi-year production cycles.
Supply support for W25Q128JWYIM TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including SPI NOR/NAND flash, RAM, and mobile DRAM - serving industrial, automotive, and communications markets since 1987.
The W25Q series was designed specifically for high-reliability embedded firmware storage, emphasizing Quad SPI performance, industrial temperature resilience, and hardware-assisted security - with W25Q128JWYIM TR representing the 128M-bit Industrial Plus variant in that family.
FAQ
What is the package type and footprint of W25Q128JWYIM TR?
W25Q128JWYIM TR uses the WSON 8x6-mm package (Package Code E) with 8 pads and no exposed thermal pad. Its pad layout matches the WSON 6x5-mm variant but scaled to 8×6 mm dimensions - fully compatible with standard reflow soldering and AOI inspection. Pin 1 is marked by a beveled corner, and the package is RoHS-compliant and halogen-free.
Does W25Q128JWYIM TR support hardware reset (/RESET pin)?
No, W25Q128JWYIM TR does not include a dedicated /RESET pin. That functionality is only available on SOIC-16 (Package Code F) and TFBGA (Package Codes B/C) variants. The WSON 8x6-mm package relies solely on software reset (66h + 99h command sequence) - which takes ~30 µs and requires active SPI communication.
How is Quad SPI mode enabled on W25Q128JWYIM TR?
Quad SPI mode on W25Q128JWYIM TR is enabled by setting the Quad Enable (QE) bit in Status Register-2 using the Write Status Register-2 (31h) command. Once QE = 1, pins /WP and /HOLD become IO2 and IO3 respectively - allowing Fast Read Quad I/O (EBh) and other Quad instructions. The QE bit is non-volatile and persists across power cycles.
What write protection mechanisms does W25Q128JWYIM TR provide?
W25Q128JWYIM TR offers layered write protection: hardware via the active-low /WP pin (blocking status register writes), software via Block Protect (BP2–BP0), Top/Bottom (TB), and Complement (CMP) bits, plus OTP-locked security registers. All protections are independently configurable and can safeguard as little as one 4KB sector or the entire array.
Is W25Q128JWYIM TR suitable for executing code directly from flash (XIP)?
Yes, W25Q128JWYIM TR supports execute-in-place (XIP) operation via Dual and Quad SPI interfaces. With Fast Read Quad I/O (EBh), it delivers up to 66MB/s continuous read throughput - sufficient for real-time execution of boot loaders and RTOS kernels on Cortex-M and RISC-V processors without intermediate RAM loading.
W25Q128JWYIM TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 21-XFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- -, 3ms
- Access Time:
- -
- Voltage - Supply:
- 1.7V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 21-WLCSP
W25Q128JWYIM TR FAQ
1.How can I place an order for W25Q128JWYIM TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q128JWYIM TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q128JWYIM TR reliable?
The price and inventory of W25Q128JWYIM TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q128JWYIM TR is usually 5 days.
3.What payment methods are accepted for W25Q128JWYIM TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q128JWYIM TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q128JWYIM TR?
W25Q128JWYIM TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q128JWYIM TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q128JWYIM TR?
For technical support, including W25Q128JWYIM TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q128JWYIM TR requirements.
6.How does Aetrix verify that W25Q128JWYIM TR is sourced from the original manufacturer or authorized distributors?
All W25Q128JWYIM TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q128JWYIM TR meets industry standards.
7.What is the process for return or replacement of W25Q128JWYIM TR?
All W25Q128JWYIM TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q128JWYIM TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q128JWYIM TR part is unused and in its original packaging.
Return procedure for W25Q128JWYIM TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q128JWYIM TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
