My Inquiry
My Account
Winbond Electronics Corporation W25Q20EWSVIG
- Part No.:
- W25Q20EWSVIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25Q20EWSVIG.pdf
- Description:
- IC FLASH 2MBIT SPI/QUAD 8VSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,766
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q20EWSVIG from Winbond is a 2 M-bit (256 KB) serial NOR flash memory IC supporting standard, dual, and quad SPI interfaces with 4 KB uniform sectors, 1.65–1.95 V supply, and industrial temperature range (–40°C to +85°C). It enables XIP (execute-in-place) code execution, firmware storage, and parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q20EWSVIG datasheet, W25Q20EWSVIG pinout, W25Q20EWSVIG application, or W25Q20EWSVIG equivalent, this page delivers verified electrical specs, SOIC-8 pin mapping, Quad SPI timing behavior, sector protection architecture, and real-world use cases for boot code, OTA updates, and secure configuration storage.
Technical Context
The W25Q20EWSVIG implements a SPI-compatible command set with hardware /CS-driven selection, bidirectional IO0–IO3 pins configurable via non-volatile Quad Enable (QE) bit in Status Register-2, and dedicated /WP and /HOLD pins active only in Standard/Dual SPI modes. Its internal architecture includes a 256-byte page buffer, 64 × 4 KB sectors, and three 256-byte security registers with OTP locks.
It supports SPI Modes 0 and 3, Fast Read Quad I/O (EBh) at up to 104 MHz clock (416 MHz effective), Erase/Program Suspend & Resume, and JEDEC-standard SFDP register for discoverable parameters. Write protection combines volatile/non-volatile status bits (BP2–BP0, TB, SEC, CMP), /WP pin control, and power-down lock-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 M-bit (256 KB), organized as 1,024 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables low-power operation in battery-backed or energy-efficient designs |
| Max Clock Frequency | 104 MHz for Quad I/O - delivers up to 50 MB/s read throughput using Fast Read Quad I/O (EBh) |
| Erase Granularity | Uniform 4 KB sectors, plus 32 KB and 64 KB blocks - supports fine-grained firmware partitioning and wear leveling |
| Endurance & Retention | 100,000 program-erase cycles per sector; 20+ years data retention - suitable for field-updatable embedded applications |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade reliability without derating |
| Security Features | 3 × 256-byte OTP-lockable security registers, SFDP register, 64-bit unique ID - supports secure boot key storage and device authentication |
Pinout & Package
W25Q20EWSVIG uses an 8-pin SOIC-150-mil package (Package Code SN), with pin 1 marked by a notch or dot. All pins are electrically compatible with VSOP-150-mil and USON-2x3-mm variants of the same part number family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable: drives DO to high-Z when high; required to transition high→low after power-up before first instruction |
| 2 DO (IO1) | Data Output / I/O1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad SPI - used for read data and address transmission |
| 3 /WP (IO2) | Write Protect Input / I/O2 | Hardware write lock for status register; repurposed as IO2 in Quad SPI when QE=1 |
| 4 GND | Ground Reference | Primary return path for VCC current and signal reference - must be low-impedance for stable SPI timing |
| 5 DI (IO0) | Data Input / I/O0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad SPI - carries instructions, addresses, and write data |
| 6 CLK | Serial Clock Input | Edge-triggered timing source for all SPI operations; supports Modes 0 and 3 with defined idle states |
| 7 /HOLD (IO3) | Hold Input / I/O3 | Pauses ongoing SPI transaction while /CS remains low; disabled in Quad SPI mode (repurposed as IO3) |
| 8 VCC | Power Supply | 1.65–1.95 V single supply - requires local 100 nF decoupling capacitor near pin 8 |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI with QE bit | Non-volatile Quad Enable (QE) in Status Register-2 allows persistent 4-line I/O mode without reconfiguration on reset |
| Erase/Program Suspend | 75h/7Ah instructions pause and resume erase/program operations - enables time-critical interrupt handling during flash updates |
| Flexible Protection Scheme | Combines hardware /WP pin, software BP/TB/SEC bits, and OTP-locked security registers - meets IEC 62443 firmware integrity requirements |
| Auto-Increment Read | Continuous sequential reads increment internal address counter automatically - eliminates host-side address management overhead |
| JEDEC ID & Unique Serial Number | 9Fh returns JEDEC manufacturer ID; 4Bh reads 64-bit factory-programmed unique ID - enables secure device binding and traceability |
Applications
| Boot Code Storage | Firmware Over-the-Air (OTA) Updates |
|---|---|
|
Use Scenario: Storing primary bootloader and initial firmware image executed directly from flash (XIP) at system power-on. IC Role / Device Role / Timing Role: Non-volatile code storage with deterministic Quad SPI read latency (<100 ns tCH/tCL) and fast random access. Use Value: Eliminates external RAM copy step; reduces BOM cost and boot time by enabling direct execution from W25Q20EWSVIG's 4 KB sectors. |
Use Scenario: Receiving and validating encrypted firmware patches in connected IoT edge devices with limited RAM. IC Role / Device Role / Timing Role: Secure, field-upgradable storage with 100K-cycle endurance and OTP-protected security registers for signature keys. Use Value: Enables atomic dual-bank update schemes using sector-level erasure - prevents bricking during power loss. |
| Industrial Sensor Configuration | Human-Machine Interface (HMI) Graphics |
|
Use Scenario: Persisting calibrated sensor offsets, scaling factors, and operational thresholds across power cycles in PLC modules. IC Role / Device Role / Timing Role: Parameter storage with hardware /WP pin lock and BP-bit software protection against accidental overwrite. Use Value: Guarantees data integrity under EMI-rich factory environments - no corruption during brown-out or reset sequences. |
Use Scenario: Storing compressed GUI assets (icons, fonts, splash screens) for microcontroller-driven displays in medical equipment. IC Role / Device Role / Timing Role: High-throughput read-only asset repository leveraging Fast Read Quad Output (6Bh) at 104 MHz. Use Value: Delivers >40 MB/s sustained read bandwidth - eliminates display stutter during rapid screen transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q20JWSVIG | Same density, voltage, and pinout; uses newer J-series process with improved 1.2 V VCC min support and extended 10-year data retention | Preferred for new designs requiring longer lifecycle assurance and lower-voltage compatibility | Select W25Q20JWSVIG if long-term supply continuity and margin for future low-power SoCs are critical. |
| Micron MT25QL02GAABB8E12-0SIT | 2 M-bit, 1.7–2.0 V supply, SOIC-8; supports xSPI protocol extensions and deeper power-down modes (<100 nA) | Better suited for ultra-low-power portable devices but lacks /HOLD pin and has different status register layout | Choose MT25QL02GAABB8E12-0SIT only when xSPI compatibility or sub-µA sleep current is mandatory. |
Compared with W25Q20EWSVIG, the W25Q20JWSVIG offers enhanced process reliability and broader voltage headroom, while the MT25QL02GAABB8E12-0SIT trades pin compatibility for advanced low-power features and protocol extensibility - neither is pin- or register-compatible without firmware adaptation.
Availability
W25Q20EWSVIG is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and automotive infotainment modules requiring stable component supply, guaranteed long-term availability, and full traceability.
Supply support for W25Q20EWSVIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25Q series was designed specifically for embedded systems needing reliable, low-voltage, high-speed serial flash with robust security and flexible protection - targeting code storage, firmware updates, and secure parameter retention.
FAQ
What is the maximum supported SPI clock frequency for W25Q20EWSVIG in Quad I/O mode?
The W25Q20EWSVIG supports up to 104 MHz SPI clock frequency in Quad I/O mode using Fast Read Quad I/O (EBh) instruction. This yields an effective data rate of 416 Mbps (104 MHz × 4 lines), confirmed in AC Electrical Characteristics section of the datasheet. Operation above this frequency risks setup/hold violations and read errors.
Does W25Q20EWSVIG support execute-in-place (XIP) functionality?
Yes, W25Q20EWSVIG supports XIP through Dual and Quad SPI interfaces, enabling microcontrollers to execute code directly from flash without copying to RAM. The device's fast read instructions (e.g., 6Bh, EBh), uniform 4 KB sectors, and low latency make it suitable for real-time XIP in resource-constrained MCUs.
How is hardware write protection implemented on W25Q20EWSVIG?
W25Q20EWSVIG implements hardware write protection via the /WP pin (Pin 3), which disables status register writes when asserted low. This works in conjunction with Block Protect (BP2–BP0), Top/Bottom (TB), and Complement (CMP) bits in the status register. The /WP pin is only functional in Standard and Dual SPI modes - it becomes IO2 in Quad SPI when QE=1.
What package type does W25Q20EWSVIG use, and is it compatible with standard SOIC-8 footprints?
W25Q20EWSVIG uses an 8-pin SOIC-150-mil package (Package Code SN), with 1.27 mm pitch and 3.9 mm body width. It is fully compatible with industry-standard SOIC-8 footprints and reflow profiles, and shares pinout and signal definitions with VSOP-150-mil and USON-2x3-mm variants of the same part number.
Can W25Q20EWSVIG be used in systems requiring secure boot key storage?
Yes, W25Q20EWSVIG includes three 256-byte security registers with One-Time Programmable (OTP) lock bits (LB[3:0]), allowing permanent storage of cryptographic keys or certificates. Once locked, these registers cannot be modified - providing tamper-resistant key storage essential for secure boot implementations.
W25Q20EWSVIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 30µs, 800µs
- Access Time:
- 6 ns
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25Q20EWSVIG FAQ
1.How can I place an order for W25Q20EWSVIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q20EWSVIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q20EWSVIG reliable?
The price and inventory of W25Q20EWSVIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q20EWSVIG is usually 5 days.
3.What payment methods are accepted for W25Q20EWSVIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q20EWSVIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q20EWSVIG?
W25Q20EWSVIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q20EWSVIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q20EWSVIG?
For technical support, including W25Q20EWSVIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q20EWSVIG requirements.
6.How does Aetrix verify that W25Q20EWSVIG is sourced from the original manufacturer or authorized distributors?
All W25Q20EWSVIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q20EWSVIG meets industry standards.
7.What is the process for return or replacement of W25Q20EWSVIG?
All W25Q20EWSVIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q20EWSVIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q20EWSVIG part is unused and in its original packaging.
Return procedure for W25Q20EWSVIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q20EWSVIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
