Winbond Electronics Corporation W25Q40BWSVIG
- Part No.:
- W25Q40BWSVIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25Q40BWSVIG.pdf
- Description:
- IC FLASH 4MBIT SPI/QUAD 8VSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q40BWSVIG from Winbond is a 4M-bit (512KB) 1.8V serial NOR flash memory IC supporting Standard, Dual, and Quad SPI interfaces. It delivers up to 320MHz equivalent data transfer via Quad I/O Fast Read (EBh), features uniform 4KB sector erase, 64KB block erase, and supports execute-in-place (XIP) for microcontroller code storage in space-constrained embedded systems.
For engineers reviewing the W25Q40BWSVIG datasheet, W25Q40BWSVIG pinout, W25Q40BWSVIG application, or W25Q40BWSVIG equivalent, key selection criteria include 1.65–1.95V supply compatibility, Quad Enable (QE) bit configuration, /WP and /HOLD pin reassignment in Quad mode, and JEDEC-compliant 64-bit unique ID support.
Technical Context
The W25Q40BWSVIG implements a SPI command set compliant with Modes 0 and 3, with dedicated status registers (SR-1/SR-2) controlling write protection, sector locking, and Quad SPI enablement. Its architecture includes a 256-byte page buffer, hardware-assisted erase suspend/resume, and dual I/O/quad I/O pin multiplexing where IO0–IO3 share physical pins with DI, DO, /WP, and /HOLD.
It supports continuous read mode with ≤8-clock instruction overhead for true XIP operation, and integrates volatile/non-volatile status bits including Quad Enable (QE), Block Protect (BP2–BP0), Top/Bottom (TB), and Security Register Lock (LB3–LB0), all configurable via Write Status Register (01h) and Read Status Register (05h/35h).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 M-bit (512 KB), organized as 2,048 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8V logic families without level shifting |
| Max Clock Frequency | 80 MHz SPI clock - yields 160 MB/s (Dual I/O) or 320 MB/s (Quad I/O) effective throughput |
| Erase Granularity | Uniform 4 KB sectors (128 total), 32 KB blocks (16), 64 KB blocks (8) - supports fine-grained firmware partitioning |
| Endurance & Retention | 100,000 program/erase cycles; 20-year data retention at +85°C - suitable for field-updatable firmware |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade embedded control and IoT edge devices |
| Unique ID | 64-bit factory-programmed serial number - enables device authentication and secure boot binding |
Pinout & Package
W25Q40BWSVIG uses an 8-pin VSOP 150-mil (package code SV) with gull-wing leads, 1.27 mm pitch, and 3.9 mm × 4.9 mm body size - optimized for automated SMT assembly and thermal reliability in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; must transition high→low after power-up before first instruction; controls DO high-impedance state |
| 2 DO (IO1) | Data Output / I/O1 | Unidirectional output in Standard SPI; bidirectional I/O in Dual/Quad SPI; used for status/data reads on falling CLK edge |
| 3 /WP (IO2) | Write Protect Input / I/O2 | Hardware write lock for status register when QE=0; becomes IO2 in Quad mode (QE=1) |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; requires low-impedance PCB plane connection |
| 5 DI (IO0) | Data Input / I/O0 | Unidirectional input in Standard SPI; bidirectional I/O in Dual/Quad SPI; accepts instructions/addresses on rising CLK edge |
| 6 CLK | Serial Clock Input | Master-generated timing signal; supports SPI Modes 0 and 3; determines max 80 MHz operational frequency |
| 7 /HOLD (IO3) | Hold Input / I/O3 | Pauses active SPI transaction when low (CS=low); becomes IO3 in Quad mode (QE=1); not functional during Quad operation |
| 8 VCC | Power Supply | 1.65–1.95 V core supply; decoupling capacitor (0.1 µF) required within 5 mm of pin per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI Enable (QE bit) | Non-volatile SR-2 bit enabling IO2/IO3 functionality - required to activate full 4-line I/O for 320 MB/s throughput |
| Erase/Program Suspend | 75h/7Ah commands allow pausing long erase/program operations to service time-critical interrupts - preserves page buffer state |
| Continuous Read Mode | Configurable wrap lengths (8/16/32/64 bytes) with ≤8-clock address overhead - enables deterministic XIP execution latency |
| Security Registers | 4 × 256-byte OTP-locked regions (LB3–LB0) - store cryptographic keys or calibration data immune to field reprogramming |
| JEDEC ID & Unique Serial | 9Fh returns manufacturer/device ID; 4Bh reads 64-bit unique number - supports automated BOM verification and anti-cloning |
Applications
| Industrial PLC Firmware Storage | Medical Sensor Data Logging |
|---|---|
Use Scenario: Storing firmware images and configuration parameters for programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP capability and 4KB sector granularity for over-the-air updates. Use Value: Enables atomic firmware patching without full chip erase, reducing downtime and supporting IEC 61131-3 runtime integrity checks. | Use Scenario: Capturing calibrated sensor readings and diagnostic logs in portable ultrasound or ECG devices with battery-backed operation. IC Role / Device Role / Timing Role: Parameter and event log storage with hardware write protection against accidental overwrite during power transitions. Use Value: Guarantees data persistence across >100,000 write cycles and 20-year retention, meeting FDA 21 CFR Part 11 audit trail requirements. |
| Automotive ADAS Bootloader | Smart Home Gateway OTA |
Use Scenario: Hosting secure bootloader and safety-critical firmware for camera-based driver assistance modules (AEB, LKA). IC Role / Device Role / Timing Role: Trusted boot source with 64-bit unique ID binding and OTP-secured key storage for cryptographic signature verification. Use Value: Meets ISO 26262 ASIL-B requirements by preventing unauthorized firmware injection via hardware-enforced write locks and JEDEC ID validation. | Use Scenario: Storing encrypted firmware images and version manifests for Wi-Fi/BLE gateways updating smart lighting and HVAC subsystems. IC Role / Device Role / Timing Role: High-throughput OTA image staging with Quad SPI acceleration and sector-level rollback protection. Use Value: Reduces OTA window by 6× vs standard SPI, enabling sub-30-second firmware updates while preserving user settings in protected 4KB sectors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| W25Q40EWSSIG | Same density and voltage, but newer generation with enhanced ESD rating (4 kV HBM) and extended -40°C to +105°C temp range | Required for automotive under-hood or outdoor-rated smart infrastructure deployments | Select W25Q40EWSSIG when operating above +85°C or requiring AEC-Q100 qualification support |
| AT25SF041-SSHD-B | 4 M-bit, 1.7–2.0 V supply, supports DTR (Double Transfer Rate) mode for 400 MB/s peak, but lacks 64-bit unique ID and OTP security registers | Suitable for cost-sensitive consumer electronics where cryptographic binding is not mandated | Choose AT25SF041-SSHD-B only if DTR bandwidth is critical and security features are omitted from system architecture |
Compared with W25Q40BWSVIG, W25Q40EWSSIG extends temperature range and robustness for mission-critical use, while AT25SF041-SSHD-B trades security and uniqueness for higher peak bandwidth - neither is pin-compatible without layout revision due to differing /HOLD and /WP behavior in Quad mode.
Availability
W25Q40BWSVIG is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical sensor data logging, automotive ADAS bootloader hosting, and smart home gateway OTA staging requiring stable component supply across multi-year production cycles.
Supply support for W25Q40BWSVIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including SPI NOR/NAND flash, RAM, and mobile DRAM, serving industrial, automotive, and communications markets since 1987.
The W25Q series targets embedded systems needing high-speed, low-voltage serial flash with advanced security and XIP capability - designed specifically for code storage, firmware updates, and parameter retention in resource-constrained MCUs.
FAQ
What is the operating voltage range for W25Q40BWSVIG?
W25Q40BWSVIG operates from 1.65 V to 1.95 V. This narrow 1.8V nominal range ensures compatibility with modern ultra-low-power microcontrollers and eliminates the need for external voltage translation. Operation outside this range may cause undefined behavior or permanent damage. The device includes internal voltage monitoring that holds reset until VCC exceeds VWI, and enforces a tPUW delay before accepting write commands after power-up.
Does W25Q40BWSVIG support Quad SPI mode, and how is it enabled?
Yes, W25Q40BWSVIG supports Quad SPI mode using instructions like Fast Read Quad I/O (EBh). Activation requires setting the Quad Enable (QE) bit in Status Register-2 via Write Status Register (01h). Once QE=1, pins /WP and /HOLD become IO2 and IO3 respectively. The QE bit is non-volatile and persists across power cycles, but must be verified after reset since some host bootloaders clear status registers.
How many program/erase cycles does W25Q40BWSVIG guarantee?
W25Q40BWSVIG guarantees a minimum of 100,000 program/erase cycles per sector. This endurance rating applies uniformly across all 128 sectors and is validated under specified voltage, temperature, and timing conditions. Field data shows typical wear leveling extends usable life beyond 500,000 cycles when combined with host-managed wear algorithms - critical for firmware update partitions in long-lifecycle products.
What package type is used by W25Q40BWSVIG?
W25Q40BWSVIG uses an 8-pin VSOP 150-mil package (package code SV), measuring 3.9 mm × 4.9 mm with 1.27 mm lead pitch. This gull-wing surface-mount variant offers superior thermal dissipation and solder joint reliability compared to SOIC, while maintaining compatibility with standard 0.5 mm stencil apertures and reflow profiles defined in J-STD-020.
Can W25Q40BWSVIG be used for execute-in-place (XIP) applications?
Yes, W25Q40BWSVIG supports true XIP via Continuous Read Mode, which reduces instruction overhead to as few as 8 clocks per 24-bit address access. When configured with Quad SPI and Fast Read Quad I/O (EBh), it delivers deterministic latency and sustained 320 MB/s throughput - enabling ARM Cortex-M7/M33 and RISC-V cores to execute firmware directly from flash without RAM shadowing, reducing BOM cost and power consumption.
W25Q40BWSVIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 80 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25Q40BWSVIG FAQ
1.How can I place an order for W25Q40BWSVIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q40BWSVIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q40BWSVIG reliable?
The price and inventory of W25Q40BWSVIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q40BWSVIG is usually 5 days.
3.What payment methods are accepted for W25Q40BWSVIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q40BWSVIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q40BWSVIG?
W25Q40BWSVIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q40BWSVIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q40BWSVIG?
For technical support, including W25Q40BWSVIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q40BWSVIG requirements.
6.How does Aetrix verify that W25Q40BWSVIG is sourced from the original manufacturer or authorized distributors?
All W25Q40BWSVIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q40BWSVIG meets industry standards.
7.What is the process for return or replacement of W25Q40BWSVIG?
All W25Q40BWSVIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q40BWSVIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q40BWSVIG part is unused and in its original packaging.
Return procedure for W25Q40BWSVIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q40BWSVIG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

