My Inquiry
My Account
Winbond Electronics Corporation W25Q40BWZPIG TR
- Part No.:
- W25Q40BWZPIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q40BWZPIG TR.pdf
- Description:
- IC FLASH 4MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q40BWZPIG TR from Winbond is a 4M-bit (512KB) serial NOR flash memory IC designed for embedded code storage and XIP (execute-in-place) applications. It operates on a single 1.65–1.95V supply, supports Standard/Dual/Quad SPI interfaces up to 80MHz clock, delivers up to 40MB/s continuous read throughput, and features uniform 4KB sector erase architecture with 128 sectors and 8 blocks.
For engineers reviewing the W25Q40BWZPIG TR datasheet, W25Q40BWZPIG TR pinout, W25Q40BWZPIG TR application, or W25Q40BWZPIG TR equivalent, key selection considerations include Quad SPI enable (QE bit), /WP and /HOLD dual-function behavior in Quad mode, 1.8V low-voltage operation, JEDEC ID and 64-bit unique serial number support, and hardware write protection via /WP pin and status register bits.
Technical Context
The W25Q40BWZPIG TR implements a SPI-compatible command set supporting Mode 0 and Mode 3 clock polarity, with dedicated instruction decoding for Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3) I/O configurations. Its internal architecture includes a 256-byte page buffer, hierarchical erase control (sector/block/chip), and dual-status registers - SR1 for BUSY/WEL/BP bits and SR2 for QE/LB/CMP/SUS.
Quad SPI operation requires non-volatile setting of the Quad Enable (QE) bit in Status Register-2; when enabled, /WP and /HOLD pins remap to IO2 and IO3, disabling their hardware protection functions. The device supports Erase/Program Suspend & Resume, Continuous Read Mode with wrap lengths (8/16/32/64 bytes), and JEDEC-standard Manufacturer ID (EFh), Device ID (4013h), and 64-bit Unique ID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 M-bit (512 KB), organized as 2,048 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration into 1.8V logic domains without level shifting |
| SPI Clock Max | 80 MHz - supports 160 Mbps (Dual I/O) and 320 Mbps (Quad I/O) effective data rates |
| Erase Granularity | Uniform 4 KB sectors (128 total), plus 32 KB and 64 KB blocks - enables fine-grained firmware partitioning |
| Endurance & Retention | 100,000 program/erase cycles; 20-year data retention at +85°C - suitable for field-updatable embedded systems |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade deployment in automotive ECUs and IoT edge nodes |
| Interface Modes | Standard SPI (DI/DO), Dual SPI (IO0/IO1), Quad SPI (IO0–IO3) - selectable via instruction and QE bit |
Pinout & Package
W25Q40BWZPIG TR uses an 8-pad WSON 6×5 mm package (package code ZP), RoHS-compliant, with wettable flank leads for automated optical inspection (AOI). Pin 1 is marked by a dot; pin numbering follows standard counter-clockwise orientation from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO output and standby current (~1 µA) when high |
| DO (IO1) | Data Output / Bidirectional I/O1 | Unidirectional output in Standard SPI; bidirectional in Dual/Quad modes - used for read data and address feedback |
| /WP (IO2) | Write Protect Input / Bidirectional I/O2 | Hardware write lock for status register when QE=0; remaps to IO2 in Quad mode (QE=1), disabling /WP function |
| GND | Ground Reference | Primary return path for all I/O and core logic; must be low-impedance and decoupled near VCC pin |
| DI (IO0) | Data Input / Bidirectional I/O0 | Unidirectional input in Standard SPI; bidirectional in Dual/Quad modes - carries instructions, addresses, and write data |
| CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) |
| /HOLD (IO3) | Hold Input / Bidirectional I/O3 | Pauses active SPI transaction when low (Standard/Dual only); remaps to IO3 in Quad mode (QE=1), disabling /HOLD |
| VCC | Power Supply | 1.65–1.95 V core supply; requires local 100 nF ceramic decoupling capacitor placed ≤2 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI Enable (QE bit) | Non-volatile SR2 bit enabling 4-line I/O for 320 Mbps reads - required before using 6Bh/EBh/E7h/E3h instructions |
| Continuous Read Mode | As few as 8 clocks overhead per 24-bit address - enables true XIP execution with minimal CPU wait states |
| Hardware Write Protection | Dedicated /WP pin + SR BP/TB/SEC bits - allows locking individual 4KB sectors or top/bottom array halves |
| Unique Serial Number | 64-bit factory-programmed ID per unit - supports secure boot, device authentication, and firmware binding |
| Erase/Program Suspend | 75h/7Ah instructions allow pausing long operations (e.g., 64KB block erase) to service interrupts without data loss |
| Security Registers | 4 × 256-byte OTP-locked regions - store cryptographic keys, calibration data, or license tokens with permanent write disable |
Applications
| IoT Edge Node Firmware Storage | Automotive ECU Boot Code |
|---|---|
|
Use Scenario: Storing signed bootloader and application firmware in battery-powered sensor nodes with over-the-air update capability. IC Role / Device Role / Timing Role: Primary non-volatile code storage with XIP support and secure boot verification via Unique ID and security registers. Use Value: 4KB sector granularity enables atomic firmware updates; 1.8V operation extends battery life; 64-bit ID prevents cloning. |
Use Scenario: Holding ASIL-B compliant boot code and configuration parameters in engine control units operating across −40°C to +85°C. IC Role / Device Role / Timing Role: Safety-critical code memory with hardware write protection (/WP pin + BP bits) and 20-year data retention. Use Value: Top/bottom block protection isolates boot code from runtime data; industrial temp grade ensures reliability under hood conditions. |
| Industrial HMI Display Controller | Medical Device UI Asset Storage |
|
Use Scenario: Hosting GUI assets (fonts, icons, bitmaps) and localized language strings in touch-based HMIs for factory automation panels. IC Role / Device Role / Timing Role: High-throughput serial flash for rapid UI asset streaming via Quad SPI interface. Use Value: 40 MB/s continuous read rate reduces display initialization latency; Continuous Read Mode minimizes instruction overhead during asset fetch. |
Use Scenario: Storing FDA-regulated UI firmware, calibration tables, and audit logs in portable diagnostic devices requiring traceable data integrity. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with OTP-locked security registers for regulatory compliance evidence. Use Value: 4×256-byte OTP regions store immutable calibration signatures; JEDEC ID enables device-level audit trail linkage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L4006EM1I-12G | 4 M-bit, 1.65–1.95 V, SOIC-8 only; no USON/WSON; max 50 MHz clock; lacks Unique ID and security registers | Lower-cost option where XIP performance and device identity are not required | Choose when budget constraints outweigh need for Quad SPI speed, suspend/resume, or secure boot features |
| S25FL004KAGMFI010 | 4 M-bit, 1.7–2.0 V, WSON-8; supports Quad SPI but requires volatile QE setting (lost on power cycle); no /HOLD pin remapping | Better suited for systems with simple reset-driven initialization and no requirement for persistent Quad mode | Prefer when design avoids non-volatile register writes and tolerates re-enabling QE after every power-on |
Compared with W25Q40BWZPIG TR, MX25L4006EM1I-12G offers lower cost but sacrifices Quad I/O speed, suspend/resume, and security features; S25FL004KAGMFI010 provides compatible WSON packaging and Quad support but lacks persistent QE and robust hardware write protection architecture.
Availability
W25Q40BWZPIG TR is available at Aetrix Electronics and suitable for industrial HMI, automotive ECU boot, and medical device firmware storage requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant WSON packaging.
Supply support for W25Q40BWZPIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including SPI NOR/NAND flash, RAM, and trusted computing components.
The W25Q series targets embedded systems needing high-speed, low-voltage, secure serial flash for code storage and XIP - emphasizing reliability, small-footprint packaging, and advanced protection features.
FAQ
What is the package type and lead finish of W25Q40BWZPIG TR?
W25Q40BWZPIG TR uses an 8-pad WSON 6×5 mm package (ZP code) with RoHS-compliant, matte tin (Sn) lead finish and wettable flanks. This package supports automated optical inspection and is optimized for space-constrained PCB layouts in industrial and automotive applications. The full part number suffix "ZPIG TR" confirms this specific WSON variant with tape-and-reel packaging.
Does W25Q40BWZPIG TR support execute-in-place (XIP) operation?
Yes, W25Q40BWZPIG TR supports true XIP via its Continuous Read Mode, which reduces instruction overhead to as few as 8 clock cycles per 24-bit address. When paired with a host controller supporting Quad SPI, W25Q40BWZPIG TR enables direct code execution from flash memory - eliminating the need to copy firmware to RAM before execution and reducing system boot time.
How does the /WP and /HOLD pin behavior change in Quad SPI mode?
In W25Q40BWZPIG TR, /WP and /HOLD pins remap to IO2 and IO3 respectively when the Quad Enable (QE) bit in Status Register-2 is set. This disables their hardware protection functions - meaning /WP can no longer lock the status register, and /HOLD cannot pause transactions. These pins become fully bidirectional I/O lines essential for Quad I/O communication.
What unique identification features does W25Q40BWZPIG TR provide?
W25Q40BWZPIG TR includes a factory-programmed, unalterable 64-bit Unique Serial Number accessible via instruction 4Bh, plus JEDEC-standard Manufacturer ID (EFh) and Device ID (4013h) readable with 9Fh. These identifiers support secure boot chain validation, device-specific firmware binding, and anti-counterfeiting measures in regulated applications like medical and automotive systems.
Can W25Q40BWZPIG TR be used in systems requiring data retention beyond 10 years?
Yes, W25Q40BWZPIG TR guarantees ≥20 years of data retention at +85°C and ≥100,000 program/erase cycles - validated per JEDEC standards. This makes it suitable for long-lifecycle deployments such as industrial controllers, utility meters, and medical devices where field replacement is costly or impractical. Retention is specified under worst-case voltage and temperature conditions.
W25Q40BWZPIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 80 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25Q40BWZPIG TR FAQ
1.How can I place an order for W25Q40BWZPIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q40BWZPIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q40BWZPIG TR reliable?
The price and inventory of W25Q40BWZPIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q40BWZPIG TR is usually 5 days.
3.What payment methods are accepted for W25Q40BWZPIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q40BWZPIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q40BWZPIG TR?
W25Q40BWZPIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q40BWZPIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q40BWZPIG TR?
For technical support, including W25Q40BWZPIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q40BWZPIG TR requirements.
6.How does Aetrix verify that W25Q40BWZPIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q40BWZPIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q40BWZPIG TR meets industry standards.
7.What is the process for return or replacement of W25Q40BWZPIG TR?
All W25Q40BWZPIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q40BWZPIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q40BWZPIG TR part is unused and in its original packaging.
Return procedure for W25Q40BWZPIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q40BWZPIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
