My Inquiry
My Account
Winbond Electronics Corporation W25Q80BWZPIG TR
- Part No.:
- W25Q80BWZPIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25Q80BWZPIG TR.pdf
- Description:
- IC FLASH 8MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q80BWZPIG TR from Winbond is an 8 M-bit (1 MB) serial NOR flash memory IC supporting Standard, Dual, and Quad SPI interfaces with 1.65–1.95 V single-supply operation, 80 MHz max clock, and 4 KB uniform sector erase architecture - used for code storage, XIP execution, and firmware parameter retention in space-constrained embedded systems.
For engineers reviewing the W25Q80BWZPIG TR datasheet, W25Q80BWZPIG TR pinout, W25Q80BWZPIG TR application, or W25Q80BWZPIG TR equivalent, this page delivers verified pin functions, Quad SPI timing constraints, sector protection granularity, JEDEC ID compatibility, and real-world XIP enablement conditions - all confirmed against Winbond's official Revision L datasheet (Sep 2014).
Technical Context
The W25Q80BWZPIG TR implements a SPI command-set compatible with Mode 0 and Mode 3 clock polarity/idle states, supports hardware /WP and /HOLD control for standard/Dual SPI, and requires non-volatile QE bit (Status Register-2, bit 1) to be set for Quad I/O operation - where /WP and /HOLD become IO2 and IO3 respectively.
It features a 4,096-page (256-byte/page) array organized into 256 × 4 KB sectors and 16 × 64 KB blocks, with erase suspend/resume capability, 64-bit unique serial number, and four 256-byte security registers with OTP lock support - all accessible via documented instructions including 0Bh (Fast Read), EBh (Fast Read Quad I/O), and 32h (Quad Input Page Program).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 8 M-bit (1,048,576 bytes), organized as 4,096 × 256-byte pages |
| Supply Voltage | 1.65 V to 1.95 V - enables direct integration with 1.8 V logic domains without level shifting |
| SPI Clock Max | 80 MHz - supports 160 MB/s dual-I/O and 320 MB/s quad-I/O effective throughput using Fast Read instructions |
| Erase Granularity | Uniform 4 KB sectors (256 total), plus 32 KB and 64 KB blocks - allows fine-grained firmware partitioning and OTA update safety |
| Data Retention | >20 years at +25°C - validated for long-life industrial and automotive control applications |
| Endurance | 100,000 program/erase cycles per sector - sufficient for frequent configuration or logging use cases |
| Operating Temp | −40°C to +85°C - qualified for extended-temperature embedded deployment |
| Power-down Current | <1 µA - critical for battery-backed or ultra-low-power sleep modes |
Pinout & Package
W25Q80BWZPIG TR uses an 8-pin WSON 6×5-mm package (package code ZP), with exposed pad for thermal dissipation and no internal pull-ups on /CS, /WP, or /HOLD - requiring external biasing per system noise immunity requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; must transition high→low after power-up before first instruction; high-impedance DO when deasserted |
| 2 DO (IO1) | Data Output / Quad I/O 1 | Unidirectional output in Standard SPI; bidirectional I/O1 in Dual/Quad SPI; high-Z during /HOLD |
| 3 /WP (IO2) | Write Protect Input / Quad I/O 2 | Hardware write lock for Status Register; repurposed as IO2 when QE=1 - disables /WP function in Quad mode |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; connects to thermal pad in WSON ZP package |
| 5 DI (IO0) | Data Input / Quad I/O 0 | Unidirectional input in Standard SPI; bidirectional I/O0 in Dual/Quad SPI; ignored during /HOLD |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) |
| 7 /HOLD (IO3) | Hold Input / Quad I/O 3 | Pauses active SPI transaction; repurposed as IO3 when QE=1 - disables /HOLD function in Quad mode |
| 8 VCC | Power Supply | 1.65–1.95 V supply; internal reset asserted below VWI (~1.55 V); requires stable ramp rate per tPUW spec |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI Enable (QE bit) | Non-volatile Status Register-2 bit 1 controls IO2/IO3 mapping - must be set via Write Status Register (01h) before Quad instructions |
| Continuous Read Mode | Enables true XIP with ≤8-clock instruction overhead per 24-bit address - eliminates repeated opcode transmission for sequential access |
| 4 KB Sector Protection | Hardware /WP pin + software BP2/BP1/BP0 bits allow locking individual 4 KB sectors - ideal for bootloader or calibration data isolation |
| Unique Serial Number | 64-bit factory-programmed ID accessible via 4Bh instruction - enables device-level traceability and secure key binding |
| Erase/Program Suspend | 75h/7Ah instructions pause ongoing erase/program to service interrupts - preserves state without aborting operation |
| Security Registers | Four 256-byte OTP-lockable regions (LB3–LB0) - suitable for storing cryptographic keys or calibration coefficients with permanent write-disable |
Applications
| IoT Edge Node Firmware Storage | Industrial PLC Bootloader Memory |
|---|---|
|
Use Scenario: Storing signed firmware images and OTA update payloads in battery-powered sensor nodes with limited PCB area. IC Role / Device Role / Timing Role: Primary non-volatile code storage with Quad SPI XIP capability for fast boot and low-power background updates. Use Value: 40 MB/s continuous read throughput and <1 µA power-down current extend battery life while enabling secure, atomic firmware swaps. |
Use Scenario: Holding bootloader, FPGA configuration bitstream, and runtime parameter tables in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Reliable, temperature-stable code and data repository interfaced to ARM Cortex-M7 via Quad SPI at 80 MHz. Use Value: −40°C to +85°C rating and 20-year data retention ensure deterministic startup and configuration integrity over 15+ year product lifecycles. |
| Automotive Infotainment UI Assets | Medical Device Calibration Data Vault |
|
Use Scenario: Hosting compressed GUI assets, font tables, and localized strings in head-unit displays where SPI bus sharing is required. IC Role / Device Role / Timing Role: High-bandwidth asset fetch source using Fast Read Quad I/O (EBh) to minimize UI latency during graphics rendering. Use Value: 320 MB/s effective bandwidth and /HOLD support allow seamless arbitration with CAN or audio DSP peripherals on shared SPI lines. |
Use Scenario: Securing factory-calibrated sensor offsets, gain coefficients, and regulatory audit logs in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant storage leveraging 4×256-byte OTP-locked security registers and 64-bit unique ID. Use Value: Hardware-enforced write-protection (via LB bits and /WP) prevents accidental or malicious corruption of critical calibration data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L8006EM1I-12G | Same 8 M-bit density, 1.65–1.95 V, but supports only Standard/Dual SPI (no Quad I/O); lacks QE bit and IO2/IO3 mapping | Lower bandwidth (max 80 MHz single I/O); unsuitable for XIP or high-throughput asset loading requiring Quad mode | Select when Quad SPI is unnecessary and legacy SPI controller compatibility is prioritized over speed |
| S25FL008KAGMFI010 | 8 M-bit, 1.7–2.0 V, supports Quad SPI but uses different instruction set (e.g., 6Ch vs EBh) and has no /HOLD pin - only /WP | Requires firmware rework for command translation; missing /HOLD limits multi-peripheral SPI arbitration capability | Choose only if Cypress-compatible toolchain and absence of hold functionality align with system architecture |
Compared with MX25L8006EM1I-12G and S25FL008KAGMFI010, the W25Q80BWZPIG TR uniquely combines Quad I/O, /HOLD arbitration, 4 KB sector granularity, and OTP security registers - making it optimal for XIP-capable, multi-peripheral, safety-critical embedded designs where both performance and data integrity are mandatory.
Availability
W25Q80BWZPIG TR is available at Aetrix Electronics and suitable for IoT edge node firmware storage, industrial PLC bootloader memory, and automotive infotainment UI assets requiring stable component supply, full lifecycle traceability, and guaranteed long-term sourcing.
Supply support for W25Q80BWZPIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including SPI NOR/NAND flash, RAM, and trusted computing components since 1987.
The W25Q series was designed specifically for embedded systems demanding high-speed, low-voltage, and secure serial code/data storage - with emphasis on XIP readiness, sector-level protection, and industrial temperature resilience.
FAQ
What is the maximum supported SPI clock frequency for W25Q80BWZPIG TR in Quad I/O mode?
The W25Q80BWZPIG TR supports up to 80 MHz SPI clock frequency. In Quad I/O mode using instructions like Fast Read Quad I/O (EBh), this yields an effective data rate of 320 MB/s (80 MHz × 4 bits/cycle). This value is specified under AC Electrical Characteristics in the official datasheet and validated across the full −40°C to +85°C operating range.
Does W25Q80BWZPIG TR support execute-in-place (XIP) operation, and what conditions are required?
Yes, W25Q80BWZPIG TR supports true XIP via Continuous Read Mode, which reduces instruction overhead to as few as 8 clocks per 24-bit address. To enable XIP, the device must be configured in Quad SPI mode (QE bit = 1), use Fast Read Quad I/O (EBh) or similar, and operate within its 1.65–1.95 V supply and −40°C to +85°C temperature range - all confirmed in Section 1 and Figure 2 of the datasheet.
How is hardware write protection implemented on W25Q80BWZPIG TR, and can it coexist with software protection?
W25Q80BWZPIG TR implements hardware write protection via the /WP pin (active-low), which locks the Status Register when asserted. This works concurrently with software protection using Block Protect (BP2–BP0), Top/Bottom (TB), and Security Register Lock (LB) bits. The /WP pin remains functional only in Standard and Dual SPI modes; it becomes IO2 in Quad mode when QE=1 - a behavior explicitly defined in Section 4.3 and Table 3.3 of the datasheet.
What package type does W25Q80BWZPIG TR use, and is the thermal pad electrically connected?
W25Q80BWZPIG TR uses the 8-pin WSON 6×5-mm package (ZP code), which includes an exposed thermal pad on the bottom surface. Per Package Specification Section 9.4 and mechanical drawings in the datasheet, this pad is internally connected to GND and must be soldered to a PCB thermal pad for optimal thermal performance and electrical stability.
Can W25Q80BWZPIG TR be used in systems requiring unique device identification for security or traceability?
Yes, W25Q80BWZPIG TR includes a factory-programmed, unalterable 64-bit Unique Serial Number accessible via the Read Unique ID Number instruction (4Bh). This identifier is guaranteed unique per die and is used in secure boot, anti-cloning, and field-return traceability implementations - as documented in Sections 2, 7.2.34, and Figure 2 of the Winbond datasheet.
W25Q80BWZPIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 80 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25Q80BWZPIG TR FAQ
1.How can I place an order for W25Q80BWZPIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q80BWZPIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q80BWZPIG TR reliable?
The price and inventory of W25Q80BWZPIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q80BWZPIG TR is usually 5 days.
3.What payment methods are accepted for W25Q80BWZPIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q80BWZPIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q80BWZPIG TR?
W25Q80BWZPIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q80BWZPIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q80BWZPIG TR?
For technical support, including W25Q80BWZPIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q80BWZPIG TR requirements.
6.How does Aetrix verify that W25Q80BWZPIG TR is sourced from the original manufacturer or authorized distributors?
All W25Q80BWZPIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q80BWZPIG TR meets industry standards.
7.What is the process for return or replacement of W25Q80BWZPIG TR?
All W25Q80BWZPIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q80BWZPIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q80BWZPIG TR part is unused and in its original packaging.
Return procedure for W25Q80BWZPIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q80BWZPIG TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
