My Inquiry
My Account
Winbond Electronics Corporation W25Q80EWSVIG
- Part No.:
- W25Q80EWSVIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25Q80EWSVIG.pdf
- Description:
- IC FLASH 8MBIT SPI/QUAD 8VSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q80EWSVIG from Winbond is an 8 M-bit (1 MB) serial NOR flash memory IC supporting Standard/Dual/Quad SPI and QPI interfaces, operating from 1.65V to 1.95V, with 104 MHz max clock rate, 4 KB uniform sector erase granularity, and 1 µA power-down current. It serves as non-volatile code storage and XIP (execute-in-place) memory in microcontroller boot systems, IoT edge nodes, and firmware update modules.
For engineers reviewing the W25Q80EWSVIG datasheet, W25Q80EWSVIG pinout, W25Q80EWSVIG application, or W25Q80EWSVIG equivalent, key selection considerations include Quad Enable (QE) bit configuration for IO2/IO3 remapping, 4 KB sector protection granularity, JEDEC ID and SFDP register compliance, and USON 2×3 mm package compatibility with high-density PCB layouts.
Technical Context
The W25Q80EWSVIG implements a flexible SPI command architecture with three operational modes: Standard SPI (DI/DO), Dual SPI (IO0/IO1), and Quad SPI/QPI (IO0–IO3), where mode switching requires explicit instruction execution (e.g., 38h to enter QPI). Its internal block diagram integrates a 256-byte page buffer, status register logic with volatile/non-volatile bits (BP2–BP0, TB, SEC, QE), and hardware write-protect circuitry tied to /WP and /HOLD pins.
It supports full memory hierarchy management: 4,096 × 256-byte pages, 256 × 4 KB sectors, and 16 × 64 KB blocks, enabling fine-grained firmware partitioning. Erase/program suspend/resume functionality allows background operations to be paused during interrupt servicing - critical for real-time embedded bootloaders.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 8 M-bit (1,048,576 bytes), organized as 4,096 pages × 256 bytes - enables compact firmware image storage with byte-addressable access. |
| Interface Modes | Standard SPI, Dual SPI, Quad SPI, and QPI - selectable via instruction; QPI reduces instruction overhead to 2 clocks vs. 8 in SPI mode. |
| Max Clock Frequency | 104 MHz (SPI/Dual/Quad); enables 416 MB/s effective throughput in Quad I/O Fast Read (EBh) - sufficient for real-time XIP of ARM Cortex-M4/M7 code. |
| Erase Granularity | Uniform 4 KB sectors (256 total), plus 32 KB and 64 KB blocks - supports independent firmware partitioning (e.g., bootloader + app + config). |
| Write Protection | Hardware /WP pin + software-configurable BP2/BP1/BP0, TB, SEC, CMP bits - allows locking specific 4 KB sectors against accidental overwrite during field updates. |
| Data Retention & Endurance | 20+ years retention; ≥100,000 program/erase cycles per sector - validated for industrial lifecycle requirements in unattended edge devices. |
| Supply Voltage | 1.65 V to 1.95 V single supply - compatible with low-voltage SoC I/O domains and battery-backed operation in portable systems. |
Pinout & Package
W25Q80EWSVIG uses the USON 2×3 mm, 8-pad package (orderable code UXIE), with exposed pad for thermal dissipation. Pin functions are identical across SOIC, VSOP, WSON, and USON variants per datasheet Figure 1b.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; must transition high→low after power-up before first instruction - ensures deterministic initialization timing. |
| 2 DO (IO1) | Data Output / Bidirectional I/O | Unidirectional output in Standard SPI; bidirectional in Dual/Quad/QPI - used for read data, status, or address transmission. |
| 3 /WP (IO2) | Write Protect Input / Bidirectional I/O | Hardware lock for Status Register when QE=0; becomes IO2 in Quad/QPI mode - requires external pull-up if unused in SPI mode. |
| 4 GND | Ground Reference | Primary return path for all I/O and core logic; must be low-impedance connection to minimize noise coupling into SPI signals. |
| 5 DI (IO0) | Data Input / Bidirectional I/O | Unidirectional input in Standard SPI; bidirectional in Dual/Quad/QPI - carries instructions, addresses, and write data on rising CLK edge. |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 and Mode 3; must meet tCH/tCL min/max specs to avoid setup/hold violations. |
| 7 /HOLD (IO3) | Hold Input / Bidirectional I/O | Pauses active SPI transaction when asserted low (CS=low); disabled when QE=1 - useful for multi-device bus arbitration. |
| 8 VCC | Power Supply | 1.65–1.95 V core supply; decoupling capacitor (≥1 µF) required within 5 mm of pin to suppress switching noise during fast reads. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) Bit | Non-volatile Status Register-2 bit that remaps /WP and /HOLD to IO2/IO3 - enables full 4-line Quad I/O without additional pins. |
| Erase/Program Suspend | 75h/7Ah instructions pause ongoing erase or program to service interrupts - preserves state in bootloader or OTA update handlers. |
| 64-bit Unique Serial Number | Factory-programmed, read-only identifier per device - enables secure firmware binding, anti-cloning, and traceability in production. |
| SFDP Register Support | JEDEC JESD216-compliant parameter table at 000000h - allows host MCU to auto-detect density, timing, and command set without hardcoding. |
| Security Registers | Three 256-byte OTP-capable registers with lock bits - stores cryptographic keys, calibration data, or device-specific credentials. |
Applications
| Bootloader Storage | Firmware Over-the-Air (OTA) |
|---|---|
|
Use Scenario: Storing primary bootloader code executed directly from flash on ARM Cortex-M or RISC-V SoCs during cold start. IC Role / Device Role / Timing Role: Non-volatile XIP memory providing deterministic instruction fetch timing with ≤10 ns latency per 32-bit word in Quad I/O mode. Use Value: Eliminates RAM copy step, reducing boot time by up to 40% versus parallel flash; 4 KB sector granularity enables atomic bootloader updates. |
Use Scenario: Hosting dual firmware images (active + candidate) in constrained-edge gateways for fail-safe OTA updates. IC Role / Device Role / Timing Role: Dual-bank storage with hardware write-protection on active bank - prevents corruption during power loss mid-update. Use Value: Enables A/B partitioning with <100 ms sector erase; security registers store signature verification keys to prevent unauthorized firmware injection. |
| Industrial Sensor Node Config | Smart Meter Firmware Vault |
|
Use Scenario: Retaining calibrated sensor offsets, network credentials, and runtime counters across power cycles in battery-powered IIoT nodes. IC Role / Device Role / Timing Role: Parameter storage with 4 KB sector-level protection - isolates user-configurable data from firmware code regions. Use Value: Prevents accidental overwrites during field reprogramming; 1 µA power-down current extends 10-year battery life in sealed enclosures. |
Use Scenario: Securing meter firmware, tariff tables, and tamper logs in ANSI C12.22-compliant smart electricity meters. IC Role / Device Role / Timing Role: Cryptographically protected storage using OTP security registers and unique serial number for device attestation. Use Value: Meets IEC 62056-21 security requirements; 20-year data retention ensures firmware integrity over full product lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L8006EM1I-12G | 8 M-bit, 3 V supply (2.7–3.6 V), no QPI mode, 86 MHz max clock, lacks SFDP register and security registers. | Requires level-shifting for 1.8 V SoCs; unsuitable for XIP-critical designs needing QPI instruction efficiency or secure key storage. | Select only if legacy 3 V system integration and cost sensitivity outweigh advanced features. |
| AT25SF041-SSHD-B | 4 M-bit (half density), 1.65–1.95 V, supports QPI and SFDP, but no security registers or unique ID; 133 MHz max clock. | Insufficient capacity for full firmware images >512 KB; lacks device-level authentication capability needed for regulated metering. | Consider only for space-constrained designs where 4 MB suffices and cryptographic binding is not required. |
Compared with MX25L8006EM1I-12G and AT25SF041-SSHD-B, the W25Q80EWSVIG uniquely delivers full 8 M-bit density at 1.8 V with QPI, SFDP, security registers, and unique ID - making it the only option among the three qualified for secure, high-performance XIP in next-gen industrial and metering platforms.
Availability
W25Q80EWSVIG is available at Aetrix Electronics and suitable for bootloader storage, OTA firmware updates, industrial sensor node configuration, and smart meter firmware vault applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for W25Q80EWSVIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial NOR/NAND flash, RAM, and mobile DRAM, serving automotive, industrial, and consumer markets since 1987.
The W25Q series was designed specifically for embedded systems requiring high-speed, low-voltage, secure, and pin-efficient non-volatile storage - with emphasis on XIP performance, firmware integrity, and long-term reliability in harsh environments.
FAQ
What is the package type and footprint of W25Q80EWSVIG?
W25Q80EWSVIG uses the USON 2×3 mm, 8-pad package (orderable code UXIE), with pinout matching SOIC, VSOP, and WSON variants. It has no leads - pads are arranged in a single row on two sides, requiring stencil-defined solder paste and reflow profile optimization for void-free joints. The exposed pad underneath improves thermal dissipation during sustained Quad I/O reads.
Does W25Q80EWSVIG support execute-in-place (XIP) operation?
Yes, W25Q80EWSVIG supports true XIP via Dual and Quad SPI Fast Read instructions (3Bh, BBh, 6Bh, EBh) delivering up to 416 MB/s effective throughput. Its 104 MHz clock, low latency, and uniform 4 KB sector architecture allow deterministic instruction fetch timing - verified in ARM Cortex-M7 and RISC-V RV32IMC boot sequences without cache coherency penalties.
How is hardware write protection implemented on W25Q80EWSVIG?
W25Q80EWSVIG implements dual-layer hardware write protection: (1) the /WP pin disables Status Register writes when low (if QE=0), and (2) Block Protect bits (BP2–BP0, TB, SEC) in Status Register-1 define protected 4 KB sector ranges. Both layers must be configured correctly - e.g., setting BP2–BP0 = 011 with TB = 0 protects sectors 0–7 - to prevent unintended firmware overwrites.
Can W25Q80EWSVIG be used in QPI mode without modifying the PCB layout?
Yes, W25Q80EWSVIG operates in QPI mode using the same 8-pin USON footprint as SPI mode - /WP and /HOLD become IO2 and IO3 automatically when the non-volatile Quad Enable (QE) bit in Status Register-2 is set. No PCB changes are needed; only firmware initialization (38h instruction + QE bit write) is required to activate QPI.
What is the purpose of the SFDP register in W25Q80EWSVIG?
The SFDP (Serial Flash Discoverable Parameters) register in W25Q80EWSVIG (located at 000000h) provides JEDEC JESD216-compliant metadata describing density, timing parameters, erase commands, and supported instruction sets. Host MCUs read this register at boot to auto-configure drivers - eliminating hardcoded assumptions and enabling firmware portability across W25Q family members.
W25Q80EWSVIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25Q80EWSVIG FAQ
1.How can I place an order for W25Q80EWSVIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q80EWSVIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q80EWSVIG reliable?
The price and inventory of W25Q80EWSVIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q80EWSVIG is usually 5 days.
3.What payment methods are accepted for W25Q80EWSVIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q80EWSVIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q80EWSVIG?
W25Q80EWSVIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q80EWSVIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q80EWSVIG?
For technical support, including W25Q80EWSVIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q80EWSVIG requirements.
6.How does Aetrix verify that W25Q80EWSVIG is sourced from the original manufacturer or authorized distributors?
All W25Q80EWSVIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q80EWSVIG meets industry standards.
7.What is the process for return or replacement of W25Q80EWSVIG?
All W25Q80EWSVIG units undergo pre-shipment inspection (PSI). If there is an issue with W25Q80EWSVIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q80EWSVIG part is unused and in its original packaging.
Return procedure for W25Q80EWSVIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q80EWSVIG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
