My Inquiry
My Account
Winbond Electronics Corporation W25Q80JVSSIQ TR
- Part No.:
- W25Q80JVSSIQ TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
W25Q80JVSSIQ TR.pdf
- Description:
- IC FLASH 8MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25Q80JVSSIQ TR from Winbond is an 8 M-bit (1 MB) serial NOR flash memory with Dual/Quad SPI interface, organized as 4,096 × 256-byte pages, supporting 4 KB sector / 32 KB block / 64 KB block / chip erase, and operating from 2.7 V to 3.6 V at -40°C to +85°C. It delivers up to 133 MHz clock rate, 532 MHz equivalent Quad I/O throughput, and 66 MB/s continuous read for XIP-capable embedded code storage in microcontroller boot loaders.
For engineers reviewing the W25Q80JVSSIQ TR datasheet, W25Q80JVSSIQ TR pinout, W25Q80JVSSIQ TR application, or W25Q80JVSSIQ TR equivalent, key selection criteria include Quad SPI enable status (factory-default QE=0, requires SR write), 8-pin SOIC-150-mil package compatibility, 100K program-erase cycle endurance, hardware write protection via BP bits and individual block locks, and JEDEC SFDP register support for auto-configuration.
Technical Context
The W25Q80JVSSIQ TR implements a standard SPI bus (Mode 0/3) with optional Dual/Quad I/O operation enabled via volatile/non-volatile Quad Enable (QE) bit in Status Register-2. Its command set includes Fast Read Quad I/O (EBh), enabling 4-line bidirectional data transfer on IO0–IO3 at up to 133 MHz, yielding 532 Mbps effective bandwidth.
Internal architecture features a 256-byte page buffer, uniform 4 KB sector layout (256 sectors), and three 256-byte security registers with OTP lock capability. Write protection is configurable via non-volatile BP2–BP0, TB, SEC, CMP, and WPS bits - with WPS=0 (default) selecting status-register-based protection and WPS=1 enabling individual block/sector lock bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 8 M-bit (1,048,576 bytes), organized as 4,096 × 256-byte programmable pages |
| Interface | Dual/Quad SPI: supports Standard (DI/DO), Dual (IO0/IO1), and Quad (IO0–IO3) modes; QE bit must be set for Quad operation |
| Max Clock Frequency | 133 MHz single-ended; enables 266 MHz (Dual I/O) or 532 MHz (Quad I/O) effective data rates |
| Erase Granularity | 4 KB sector (256 sectors), 32 KB block (128 blocks), 64 KB block (16 blocks), or full chip erase |
| Endurance & Retention | 100,000 program/erase cycles per sector; >20 years data retention at +25°C |
| Supply Voltage | 2.7 V to 3.6 V; <1 µA typical standby current in power-down mode |
| Operating Temperature | -40°C to +85°C industrial grade; qualified per AEC-Q100 not claimed |
Pinout & Package
W25Q80JVSSIQ TR uses an 8-pin SOIC-150-mil (package code SN) surface-mount package with gull-wing leads, 1.27 mm pitch, and 5.3 mm × 4.4 mm body size. Pin 1 marked by notch or dot; pin 4 = GND, pin 5 = VCC, pin 6 = CLK, pin 8 = /CS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable: high = device deselected (high-Z I/O); low = instruction/data accepted; must track VCC during power-up/down |
| 2 DO (IO1) | Data Output / I/O1 | Standard/Dual SPI output (DO); becomes bidirectional I/O1 in Dual/Quad mode; high-Z when /CS high |
| 3 IO2 | I/O2 | Quad SPI bidirectional data line; unused in Standard/Dual mode; requires QE=1 to activate |
| 4 GND | Ground Reference | Primary return path for VCC and I/O signals; decoupling capacitor required near pin 4 and pin 5 |
| 5 DI (IO0) | Data Input / I/O0 | Standard SPI input (DI); becomes bidirectional I/O0 in Dual/Quad mode; carries all instructions and addresses |
| 6 CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CLK idle low) and Mode 3 (CLK idle high); max 133 MHz |
| 7 IO3 | I/O3 | Quad SPI bidirectional data line; unused in Standard/Dual mode; requires QE=1 to activate |
| 8 VCC | Power Supply | 2.7–3.6 V core supply; internal voltage regulators support I/O logic; bypass capacitor mandatory |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI Enable (QE) | Volatile/non-volatile bit in Status Register-2; factory default = 0 → Quad mode disabled until explicitly set |
| Individual Block/Sector Lock | 14 × 64 KB blocks + 32 × 4 KB sectors each have dedicated lock bits; all locked (1) at power-on; unlocked via 39h instruction |
| Security Registers | Three 256-byte OTP-lockable registers for keys, certificates, or calibration data; protected by LB1–LB3 bits |
| Continuous Read with Wrap | Supports 8/16/32/64-byte wrap modes; reduces address overhead and enables true XIP execution without prefetch stalls |
| SFDP Register Support | JEDEC JESD216-compliant Serial Flash Discoverable Parameters register; enables automatic driver configuration in modern SoCs |
| Erase/Program Suspend | 75h/7Ah commands allow pausing long erase/program operations to service time-critical reads or interrupts |
Applications
| Industrial PLC Firmware Storage | IoT Edge Device Boot Code |
|---|---|
Use Scenario: Storing firmware images and configuration parameters in programmable logic controllers deployed in factory automation environments with wide temperature swings and EMI exposure. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Quad SPI interface; serves as primary boot source for ARM Cortex-M7 microcontrollers during cold start. Use Value: 4 KB sector granularity enables atomic firmware updates without erasing entire image; 100K endurance supports field firmware upgrades over 10+ years. |
Use Scenario: Hosting secure bootloader and encrypted application partitions in battery-powered wireless sensor nodes requiring low active and standby power. IC Role / Device Role / Timing Role: Dual SPI-configured flash memory providing fast code shadowing to RAM on wake-up; leverages <1 µA power-down current to extend battery life. Use Value: SFDP register allows automatic driver initialization; security registers store AES keys for OTA update authentication. |
| Medical Diagnostic Display UI Assets | Automotive Infotainment HMI |
Use Scenario: Caching graphical assets (fonts, icons, UI bitmaps) in portable ultrasound or patient monitor displays where rapid GUI rendering is critical. IC Role / Device Role / Timing Role: High-throughput Quad SPI memory delivering 66 MB/s continuous read to GPU DMA engines for zero-latency asset streaming. Use Value: 532 MHz Quad I/O bandwidth eliminates bottlenecks vs. parallel NOR; 20-year data retention ensures calibration data integrity across device lifetime. |
Use Scenario: Storing infotainment OS kernel, voice recognition models, and map tile caches in automotive head units operating under extended thermal cycling. IC Role / Device Role / Timing Role: Industrial-grade serial flash interfaced to i.MX8MP via QSPI controller; supports execute-in-place for real-time UI responsiveness. Use Value: Individual sector locks protect safety-critical boot partition from corruption during over-the-air updates; TB/BP bits enforce read-only root filesystem. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MX25L8006EM1I-12G | 8 M-bit, 133 MHz max, SOIC-8; lacks SFDP register and security registers; QE bit is non-volatile only | No built-in parameter auto-discovery; no OTP-locked security space; simpler write-protection scheme (BP0–BP2 only) | Choose for cost-sensitive designs where SFDP and security features are unnecessary and legacy driver support is prioritized. |
| S25FL008KAGMFI010 | 8 M-bit, 80 MHz max, SOIC-8; includes HyperBus interface option; supports 1.8 V / 3.0 V dual supply; has 64-bit unique ID | Lower max frequency limits throughput; HyperBus adds pin count and complexity; wider voltage range increases BOM flexibility | Choose when system already uses Cypress/Infineon HyperFlash ecosystem or requires 1.8 V compatibility alongside 3.3 V operation. |
Compared with MX25L8006EM1I-12G and S25FL008KAGMFI010, W25Q80JVSSIQ TR provides higher Quad SPI bandwidth (532 vs. ≤320 Mbps), JEDEC SFDP for plug-and-play driver setup, and three OTP-lockable security registers - making it optimal for secure, high-performance embedded boot and firmware storage where update integrity and XIP latency matter.
Availability
W25Q80JVSSIQ TR is available at Aetrix Electronics and suitable for industrial control systems, IoT edge gateways, medical display subsystems, and automotive infotainment modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for W25Q80JVSSIQ TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, serial flash, and mobile DRAM solutions for consumer, industrial, and communications markets.
The W25Q series targets embedded systems needing high-speed, secure, and flexible code and data storage - designed specifically for microcontroller boot, firmware update, and XIP-capable applications with minimal pin count and power budget.
FAQ
What is the default Quad SPI enable state for W25Q80JVSSIQ TR?
The W25Q80JVSSIQ TR ships with Quad Enable (QE) bit cleared (0) in Status Register-2, disabling Quad SPI mode by default. To use IO2 and IO3, the QE bit must be set via Write Status Register-2 (31h) instruction after issuing Write Enable (06h). This prevents accidental misconfiguration during initial system bring-up.
Does W25Q80JVSSIQ TR support hardware reset via /RESET pin?
No, W25Q80JVSSIQ TR does not include a hardware /RESET pin. The /RESET function is only available on SOIC-16 and TFBGA packages of the W25Q80JV family. For W25Q80JVSSIQ TR (SOIC-8), reset must be performed via software sequence: Enable Reset (66h) followed by Reset Device (99h), requiring ~30 µs to complete.
How is write protection configured on W25Q80JVSSIQ TR?
W25Q80JVSSIQ TR offers two write protection schemes selected by the WPS bit in Status Register-3. With WPS=0 (factory default), protection uses BP2–BP0, TB, SEC, and CMP bits in Status Register-1. With WPS=1, protection uses individual block/sector lock bits - all initialized to 1 (locked) at power-on and unlocked via 39h instruction.
What package type does W25Q80JVSSIQ TR use?
W25Q80JVSSIQ TR uses an 8-pin SOIC-150-mil package (package code SN), measuring 5.3 mm × 4.4 mm with 1.27 mm lead pitch. The "SS" in the part number explicitly denotes SOIC-150-mil; "IQ" indicates Quad SPI capable (QE bit programmable); "TR" signifies tape-and-reel packaging.
Can W25Q80JVSSIQ TR be used for execute-in-place (XIP) operation?
Yes, W25Q80JVSSIQ TR supports true XIP via Fast Read Quad I/O (EBh) and Continuous Read with Wrap instructions. Its 133 MHz clock and 532 Mbps effective bandwidth eliminate bottlenecks when fetching code directly from flash into CPU instruction cache, reducing RAM footprint and boot latency in Cortex-M and RISC-V systems.
W25Q80JVSSIQ TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25Q80JVSSIQ TR FAQ
1.How can I place an order for W25Q80JVSSIQ TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25Q80JVSSIQ TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25Q80JVSSIQ TR reliable?
The price and inventory of W25Q80JVSSIQ TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25Q80JVSSIQ TR is usually 5 days.
3.What payment methods are accepted for W25Q80JVSSIQ TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25Q80JVSSIQ TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25Q80JVSSIQ TR?
W25Q80JVSSIQ TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25Q80JVSSIQ TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25Q80JVSSIQ TR?
For technical support, including W25Q80JVSSIQ TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25Q80JVSSIQ TR requirements.
6.How does Aetrix verify that W25Q80JVSSIQ TR is sourced from the original manufacturer or authorized distributors?
All W25Q80JVSSIQ TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25Q80JVSSIQ TR meets industry standards.
7.What is the process for return or replacement of W25Q80JVSSIQ TR?
All W25Q80JVSSIQ TR units undergo pre-shipment inspection (PSI). If there is an issue with W25Q80JVSSIQ TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25Q80JVSSIQ TR part is unused and in its original packaging.
Return procedure for W25Q80JVSSIQ TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25Q80JVSSIQ TR Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
