My Inquiry
My Account
Winbond Electronics Corporation W25R128JVEIQ
- Part No.:
- W25R128JVEIQ
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25R128JVEIQ.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25R128JVEIQ from Winbond is a 128M-bit (16MB) Serial Flash memory IC supporting Dual/Quad SPI and Replay Protection Monotonic Counter (RPMC) security. It operates from 2.7V to 3.6V, delivers up to 133MHz clock rate (532MHz equivalent Quad I/O), features uniform 4KB sectors, and integrates three 256-byte Security Registers with OTP locks - deployed in secure boot firmware storage for industrial microcontrollers.
For engineers reviewing the W25R128JVEIQ datasheet, W25R128JVEIQ pinout, W25R128JVEIQ application, or W25R128JVEIQ equivalent, key selection criteria include Quad SPI XIP capability, RPMC-based hardware-authenticated data integrity, individual block lock granularity, JEDEC SFDP compliance, and -40°C to +85°C industrial temperature operation.
Technical Context
The W25R128JVEIQ implements a standard SPI interface with configurable Dual/Quad I/O modes using shared bidirectional IO0–IO3 pins, supporting SPI Modes 0 and 3. Its internal architecture includes a dedicated RPMC engine executing HMAC-SHA-256 cryptographic operations on four 32-bit monotonic counters, requiring root key programming via 9Bh+00h and HMAC key updates via 9Bh+01h.
Write protection is implemented through dual-layer mechanisms: non-volatile status register bits (BP2–BP0, TB, SEC, CMP, SRL) for region-level locking and volatile/non-volatile individual block lock bits (32 sectors + 254 blocks) controlled by 36h/39h/3Dh instructions. The /RESET pin is absent in the 8-pin WSON package (E-code), distinguishing it from SOIC-16 variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 M-bit (16 MB) with uniform 4 KB sectors |
| Interface Speed | 133 MHz max SPI clock; 532 MHz equivalent Quad I/O throughput |
| Supply Voltage | 2.7 V to 3.6 V - compatible with 3.3 V logic systems without level shifting |
| Operating Temp | -40°C to +85°C - qualified for industrial embedded applications |
| Endurance | 100,000 program/erase cycles per sector - supports field firmware updates |
| Data Retention | 20 years at +85°C - ensures long-term reliability in unattended deployments |
| RPMC Support | Four 32-bit monotonic counters with HMAC-SHA-256 authentication - prevents replay attacks on boot images |
| Security Registers | Three 256-byte OTP-lockable registers - store cryptographic keys and device-specific secrets |
Pinout & Package
W25R128JVEIQ uses an 8-pad WSON 8x6-mm package (Package Code E), RoHS-compliant and moisture-sensitive level 3 (MSL3). No /RESET pin is present - reset functionality is software-only via 66h+99h command sequence.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance outputs when deasserted; must track VCC during power-up/down |
| IO0 | Bidirectional Data I/O (Standard/Dual/Quad) | DI/DO in Standard SPI; IO0 in Dual/Quad; used for instruction/address/data transfer on rising/falling CLK edges |
| IO1 | Bidirectional Data I/O (Dual/Quad) | DO in Standard SPI; IO1 in Dual/Quad; enables 2x/4x throughput vs. Standard SPI |
| GND | Ground Reference | Primary return path for VCC and I/O signals; requires low-impedance PCB connection |
| VCC | Power Supply | 2.7–3.6 V supply; internal voltage regulator enables stable core operation across range |
| IO2 | Bidirectional Data I/O (Quad only) | Active only in Quad mode (6Bh/EBh/E7h); expands bus to 4-bit parallel data path |
| IO3 | Bidirectional Data I/O (Quad only) | Active only in Quad mode; completes 4-bit I/O lane for maximum bandwidth |
| CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CLK idle low) and Mode 3 (CLK idle high) |
Key Features
| Feature | Design Value |
|---|---|
| Quad SPI XIP Support | Enables direct code execution from flash via EBh/E7h instructions - eliminates RAM copy overhead in resource-constrained MCUs |
| RPMC Hardware Security | Integrates dedicated HMAC-SHA-256 engine and four monotonic counters - provides tamper-resistant boot authentication without host CPU involvement |
| Individual Block Lock | 254 × 64 KB blocks + 32 × 4 KB sectors each with independent lock bit (36h/39h) - allows fine-grained firmware partitioning (e.g., bootloader vs. app image) |
| JEDEC SFDP Compliance | Read SFDP Register (5Ah) returns standardized parameter table - enables automatic driver configuration in Linux/RTOS bootloaders |
| Low-Power Operation | 4 mA active current and <1 µA power-down (typ.) - extends battery life in always-on edge nodes and IoT gateways |
| Unique 64-bit ID | Factory-programmed serial number readable via 4Bh - supports device identity binding in zero-touch provisioning systems |
Applications
| Secure Boot Storage | Firmware Over-the-Air (FOTA) |
|---|---|
|
Use Scenario: Storing signed bootloader and root-of-trust keys in industrial PLCs where physical access is possible. IC Role / Device Role / Timing Role: Non-volatile storage element with hardware-enforced write protection and RPMC counter validation during boot sequence. Use Value: Prevents unauthorized firmware replacement via cryptographic verification of monotonic counter state before code execution. |
Use Scenario: Updating field-deployed medical sensor firmware via encrypted OTA packets with rollback protection. IC Role / Device Role / Timing Role: Dual-bank-capable flash holding active and candidate firmware images, managed via individual block locks. Use Value: Enables atomic firmware swap using 36h/39h commands - guarantees system remains bootable even after partial update failure. |
| Industrial HMI Code Storage | Automotive Telematics Log Buffer |
|
Use Scenario: Hosting GUI assets and application code for touch-based HMIs in factory HMIs operating at 85°C ambient. IC Role / Device Role / Timing Role: XIP-capable Quad SPI flash delivering >50 MB/s random read throughput for UI responsiveness. Use Value: Eliminates external RAM buffering; reduces BOM cost and board space while meeting real-time rendering latency targets. |
Use Scenario: Cyclic logging of CAN bus diagnostics and GPS metadata in vehicle telematics units. IC Role / Device Role / Timing Role: High-endurance flash with 100K erase cycles supporting daily log rotation over 10-year service life. Use Value: Sustains 4 KB sector erase/write every 5 minutes for >10 years without wear-out - verified per JEDEC JESD22-A117. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| W25Q128JVSIM | Lacks RPMC engine and monotonic counters; supports only standard Dual/Quad SPI; no HMAC-SHA-256 acceleration | Suitable for cost-sensitive designs without hardware-rooted security requirements | Select when secure boot is handled externally and lower unit cost is prioritized over on-die cryptographic enforcement |
| MX25L12835FZNI-10G | Offers 104 MHz max clock (vs. 133 MHz); no RPMC; includes hardware reset pin (/RESET) in same 8-pin WSON package | Preferred where deterministic hardware reset is required for safety-critical fail-safe recovery | Choose when system-level reset coordination mandates dedicated /RESET signal rather than software-only 66h+99h sequence |
Compared with W25Q128JVSIM and MX25L12835FZNI-10G, the W25R128JVEIQ uniquely delivers on-die RPMC authentication, higher 133 MHz Quad SPI bandwidth, and individual block lock granularity - making it the only option for designs requiring hardware-enforced monotonicity in boot-critical firmware storage.
Availability
W25R128JVEIQ is available at Aetrix Electronics and suitable for secure boot storage, firmware over-the-air (FOTA) updates, industrial HMI code hosting, and automotive telematics logging requiring stable component supply across extended product lifecycles.
Supply support for W25R128JVEIQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including NOR/NAND Flash and SRAM, with global manufacturing and R&D facilities.
The W25R series was designed specifically for secure embedded systems requiring hardware-rooted trust anchors, combining high-speed Quad SPI performance with integrated RPMC and OTP-protected security registers.
FAQ
Does W25R128JVEIQ support hardware reset via a dedicated /RESET pin?
No, W25R128JVEIQ does not include a hardware /RESET pin. It uses an 8-pad WSON 8x6-mm package (Code E) with only eight terminals: /CS, IO0–IO3, GND, VCC, and CLK. Reset functionality is software-only, requiring the two-byte sequence 66h followed by 99h. This differs from SOIC-16 variants that provide a dedicated /RESET pin. The W25R128JVEIQ relies entirely on the software reset command for initialization recovery.
What is the role of the WPS bit in W25R128JVEIQ Status Register-3?
The WPS (Write Protect Selection) bit in Status Register-3 determines the active write protection scheme. When WPS = 0 (factory default), protection is applied via BP2–BP0, TB, SEC, and CMP bits for region-level locking. When WPS = 1, protection switches to individual block/sector lock bits controlled by 36h/39h instructions. This binary selection prevents conflicting protection modes and ensures deterministic behavior during firmware updates. The W25R128JVEIQ requires explicit WPS configuration before enabling either scheme.
How does W25R128JVEIQ implement Replay Protection Monotonic Counter (RPMC)?
W25R128JVEIQ implements RPMC using four independent 32-bit monotonic counters addressed via 8-bit Counter_Address. Each counter increments only upon successful HMAC-SHA-256-verified read/write operations. The HMAC key is programmed via 9Bh+01h, and root keys via 9Bh+00h. Counter values are read using 96h, and mismatches trigger authentication failure - blocking further access. This mechanism ensures that replayed data packets are rejected, providing hardware-enforced integrity for boot images stored in W25R128JVEIQ.
Can W25R128JVEIQ be used for Execute-in-Place (XIP) applications?
Yes, W25R128JVEIQ supports true Execute-in-Place (XIP) via Quad SPI Fast Read instructions (EBh, E7h, E3h), delivering up to 532 MHz equivalent bandwidth. Its 133 MHz clock rating, low-latency random access, and uniform 4 KB sector architecture enable direct code execution from flash without RAM loading. The device's 20-year data retention and 100K endurance ensure reliable long-term XIP operation in industrial controllers and network appliances where W25R128JVEIQ serves as primary code memory.
What package type and markings identify W25R128JVEIQ?
W25R128JVEIQ is supplied in an 8-pad WSON 8x6-mm package (Package Code E), compliant with JEDEC MO-241AC. Top-side marking includes "W25R128JV" followed by date code and traceability symbols. The "E" suffix in the full part number explicitly denotes the 8x6-mm WSON variant, distinguishing it from SOIC-208-mil (S) and 6x5-mm WSON (P) versions. This package supports reflow soldering per IPC/JEDEC J-STD-020 and is rated MSL3.
W25R128JVEIQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (8x6)
W25R128JVEIQ FAQ
1.How can I place an order for W25R128JVEIQ through Aetrix?
Please submit a Request for Quotation (RFQ) for W25R128JVEIQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25R128JVEIQ reliable?
The price and inventory of W25R128JVEIQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25R128JVEIQ is usually 5 days.
3.What payment methods are accepted for W25R128JVEIQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25R128JVEIQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25R128JVEIQ?
W25R128JVEIQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25R128JVEIQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25R128JVEIQ?
For technical support, including W25R128JVEIQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25R128JVEIQ requirements.
6.How does Aetrix verify that W25R128JVEIQ is sourced from the original manufacturer or authorized distributors?
All W25R128JVEIQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25R128JVEIQ meets industry standards.
7.What is the process for return or replacement of W25R128JVEIQ?
All W25R128JVEIQ units undergo pre-shipment inspection (PSI). If there is an issue with W25R128JVEIQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25R128JVEIQ part is unused and in its original packaging.
Return procedure for W25R128JVEIQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25R128JVEIQ Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
