Winbond Electronics Corporation W25X05CLSNIG
- Part No.:
- W25X05CLSNIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25X05CLSNIG.pdf
- Description:
- IC FLASH 512KBIT SPI 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,608
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X05CLSNIG from Winbond is a 512K-bit (64KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces. It features uniform 4KB sectors, 32KB and 64KB blocks, 256-byte page programming (<1 ms), and operates from 2.3V to 3.6V with 1mA active and <1µA power-down current. It is used in embedded boot code storage, firmware parameter retention, and low-pin-count microcontroller systems.
For engineers reviewing the W25X05CLSNIG datasheet, W25X05CLSNIG pinout, W25X05CLSNIG application, or W25X05CLSNIG equivalent, key selection criteria include its 104MHz SPI clock support, dual I/O read capability (208 Mbps equivalent), hardware /WP and /HOLD control, 4KB sector granularity for flexible data partitioning, and JEDEC-compliant manufacturer/device ID and 64-bit unique serial number.
Technical Context
The W25X05CLSNIG implements a SPI-compatible serial interface with Mode 0 and Mode 3 support, using unidirectional DI/DO pins for standard SPI and bidirectional IO0/IO1 for dual I/O instructions. Its internal architecture includes a 256-page × 256-byte array, status register with BUSY, WEL, BP1/BP0, TB, and SRP bits, and dedicated logic for continuous read mode enabling true XIP operation with only 16 clocks overhead per address access.
It supports three erase granularities-4KB sector (20h), 32KB block (52h), and 64KB block (D8h)-and full-chip erase (C7h/60h). Write protection is enforced via software-configurable status register bits and hardware /WP pin interaction, with SRP bit enabling hardware lock of the status register when /WP is asserted low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 512 K-bit (64 KB), organized as 256 pages × 256 bytes |
| SPI Clock Frequency | Up to 104 MHz - enables fast instruction execution and high-throughput firmware loading |
| Dual I/O Read Rate | 208 Mbps equivalent - doubles bandwidth over standard SPI for XIP or code shadowing |
| Erase Granularity | 4KB sectors, 32KB blocks, 64KB blocks - allows precise firmware/data partitioning without over-erasing |
| Page Program Time | <1 ms per 256-byte page - minimizes write latency in real-time configuration updates |
| Data Retention | >20 years - ensures long-term reliability for industrial and automotive firmware storage |
| Operating Voltage | 2.3 V to 3.6 V - compatible with 2.5 V, 3.0 V, and 3.3 V logic domains without level shifting |
| Power Consumption | 1 mA active, <1 µA power-down - critical for battery-backed or energy-constrained IoT nodes |
Pinout & Package
W25X05CLSNIG is packaged in an 8-pin SOIC 150-mil (package code SN), with lead-free, RoHS-compliant construction and surface-mount compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; places DO in high-impedance state when deasserted, reducing bus contention |
| 2 DO (IO1) | Serial Data Output / Dual I/O | Unidirectional output in standard SPI; bidirectional I/O1 in dual SPI modes (3Bh, BBh) |
| 3 /WP | Write Protect Input | Hardware lock for status register when SRP=1; prevents accidental configuration changes |
| 4 GND | Ground Reference | Common return path for all digital and analog circuitry; must be low-impedance for noise immunity |
| 5 DI (IO0) | Serial Data Input / Dual I/O | Unidirectional input in standard SPI; bidirectional I/O0 in dual SPI modes (3Bh, BBh) |
| 6 CLK | Serial Clock Input | Edge-triggered timing source; supports Mode 0 (CLK idle low) and Mode 3 (CLK idle high) |
| 7 /HOLD | Hold Input | Pauses ongoing SPI transaction without deselecting device; essential for multi-peripheral bus sharing |
| 8 VCC | Power Supply | Single 2.3–3.6 V supply; powers internal charge pump for erase/program operations |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Reduces instruction overhead to 16 clocks per address, enabling true execute-in-place (XIP) from SPI flash |
| Dual I/O SPI Interface | Supports BBh instruction for 208 Mbps effective throughput - matches parallel flash performance with 4-pin footprint |
| Hardware + Software Write Protection | Combines /WP pin control with SRP/BP bits to protect specific 4KB sectors or top/bottom array regions |
| JEDEC ID & Unique Serial Number | 9Fh command returns standardized manufacturer/device ID; 4Bh reads 64-bit globally unique identifier for traceability |
| Uniform Erase Architecture | Guarantees identical 4KB sector erase time across entire array - simplifies firmware update logic and wear leveling |
| Low-Power Power-Down Mode | B9h instruction reduces current to <1 µA; ABh wakes device and returns Device ID - ideal for intermittent sensor logging |
Applications
| Boot Code Storage | Firmware Configuration |
|---|---|
Use Scenario: Storing bootloader and application firmware for ARM Cortex-M or RISC-V microcontrollers with no external parallel bus. IC Role / Device Role / Timing Role: Non-volatile code storage accessed via SPI during cold start; supports XIP for reduced RAM footprint. Use Value: Eliminates need for external RAM-based code loading; 4KB sector erase enables safe A/B firmware swapping. | Use Scenario: Holding runtime parameters (calibration data, network credentials, user preferences) in smart home sensors and edge gateways. IC Role / Device Role / Timing Role: Parameter EEPROM replacement; leverages 256-byte page writes and >100,000 endurance cycles. Use Value: Enables field-upgradable configuration without MCU firmware modification or external EEPROM. |
| Industrial HMI Display | Medical Diagnostic Log Buffer |
Use Scenario: Storing display assets (fonts, icons, UI bitmaps) and localized language strings in touch-panel HMIs. IC Role / Device Role / Timing Role: High-bandwidth asset repository; dual I/O read (BBh) delivers >200 Mbps for rapid GUI rendering. Use Value: Reduces display initialization time by 60% vs. standard SPI; 3.3 V operation matches industrial panel supply rails. | Use Scenario: Capturing timestamped diagnostic events and sensor snapshots in portable ultrasound or ECG devices. IC Role / Device Role / Timing Role: Low-power, non-volatile event buffer; power-down mode (<1 µA) preserves battery life between acquisitions. Use Value: Supports >20-year data retention for regulatory audit logs; 4KB sectors allow secure overwrite of sensitive patient records. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-SSHN-B | 4 Mbit density, same 2.3–3.6 V supply, but lacks dual I/O mode and continuous read mode | Lower bandwidth (85 MHz max); unsuitable for XIP or high-speed code shadowing | Select when cost-sensitive designs require only standard SPI and smaller capacity is acceptable |
| MX25L512CM2I-12G | Same 512 Kbit density and dual I/O support, but requires 2.7–3.6 V supply and has slower 80 MHz clock rating | Not suitable for 2.5 V systems; lower throughput limits real-time firmware streaming | Choose only if existing design uses Macronix toolchain and 2.5 V operation is not required |
Compared with AT25DF041A-SSHN-B and MX25L512CM2I-12G, the W25X05CLSNIG delivers superior bandwidth (104 MHz + dual I/O), broader voltage range (2.3–3.6 V), and true XIP-enabling continuous read mode - making it optimal for resource-constrained, high-reliability embedded boot and configuration storage.
Availability
W25X05CLSNIG is available at Aetrix Electronics and suitable for industrial HMI, medical diagnostics, and IoT sensor node applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for W25X05CLSNIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, PSRAM, and audio codecs, with global manufacturing and distribution.
The W25X series was designed specifically for space-constrained embedded systems needing reliable, low-pin-count non-volatile storage with enhanced SPI performance - targeting boot code, firmware, and parameter retention in consumer, industrial, and automotive applications.
FAQ
What is the maximum SPI clock frequency supported by the W25X05CLSNIG?
The W25X05CLSNIG supports SPI clock frequencies up to 104 MHz in standard and dual-output modes. When using the Fast Read Dual I/O (BBh) instruction, the effective data rate reaches 208 Mbps due to simultaneous bidirectional transfer on IO0 and IO1. This specification is validated across the full operating temperature range (–40°C to +85°C) and 2.3–3.6 V supply, as confirmed in the AC Electrical Characteristics table of the official Winbond datasheet (Rev. E, p.40).
Does the W25X05CLSNIG support execute-in-place (XIP) operation?
Yes, the W25X05CLSNIG supports true XIP via its Continuous Read Mode, which reduces instruction overhead to just 16 clock cycles per 24-bit address access. This enables direct CPU execution from flash without intermediate RAM loading. The mode is activated using the Fast Read (0Bh), Fast Read Dual Output (3Bh), or Fast Read Dual I/O (BBh) instructions, and is explicitly documented in Section 2 ("Features") and Section 7.1.3 of the W25X05CLSNIG datasheet.
How many erase sectors and blocks does the W25X05CLSNIG contain?
The W25X05CLSNIG contains 16 uniform 4KB sectors, two 32KB blocks, and one 64KB block - totaling 512 Kbits of addressable memory. This hierarchical structure is defined in Section 1 ("General Description") and Table "Status Register Memory Protection" (p.12), allowing flexible partitioning: e.g., 4KB sectors for configuration data, 32KB blocks for firmware images, and the 64KB block for large assets like fonts or audio samples.
What package type is used for the W25X05CLSNIG part number?
The W25X05CLSNIG uses an 8-pin SOIC 150-mil package (package code SN), as specified in Section 11.1 ("Valid Part Numbers and Top Side Marking") and Figure 1a of the Winbond datasheet. This surface-mount package measures 5.3 mm × 5.3 mm × 1.75 mm, features gull-wing leads, and is RoHS-compliant and lead-free - matching common PCB assembly standards for industrial and consumer boards.
Can the W25X05CLSNIG be hardware write-protected using the /WP pin alone?
No - the /WP pin alone cannot fully protect the W25X05CLSNIG. It only disables writes to the status register when the Status Register Protect (SRP) bit is set to 1. To protect memory contents, SRP must be programmed (via Write Status Register), then /WP asserted low. As detailed in Section 8.1.6 and the SRP/WP truth table (p.11), SRP=0 leaves /WP inactive; SRP=1 + /WP=0 locks the status register, preventing BP bit changes that govern memory region protection.
W25X05CLSNIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 512Kbit
- Memory Organization:
- 64K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
W25X05CLSNIG FAQ
1.How can I place an order for W25X05CLSNIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X05CLSNIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X05CLSNIG reliable?
The price and inventory of W25X05CLSNIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X05CLSNIG is usually 5 days.
3.What payment methods are accepted for W25X05CLSNIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X05CLSNIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X05CLSNIG?
W25X05CLSNIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X05CLSNIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X05CLSNIG?
For technical support, including W25X05CLSNIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X05CLSNIG requirements.
6.How does Aetrix verify that W25X05CLSNIG is sourced from the original manufacturer or authorized distributors?
All W25X05CLSNIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X05CLSNIG meets industry standards.
7.What is the process for return or replacement of W25X05CLSNIG?
All W25X05CLSNIG units undergo pre-shipment inspection (PSI). If there is an issue with W25X05CLSNIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X05CLSNIG part is unused and in its original packaging.
Return procedure for W25X05CLSNIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X05CLSNIG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

