My Inquiry
My Account
Winbond Electronics Corporation W25X10VZPIG T&R
- Part No.:
- W25X10VZPIG T&R
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25X10VZPIG T&R.pdf
- Description:
- IC FLASH 1MBIT SPI 75MHZ 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:2,048
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X10VZPIG T&R from Winbond is a 1M-bit (128KB) serial Flash memory IC with SPI and dual-output SPI interface, organized into 512 pages of 256 bytes each and 32 uniform 4KB sectors. It operates from 2.7V to 3.6V, supports up to 75MHz clock (150Mbps dual-output read), and delivers 100,000 program/erase cycles with 20-year data retention. It is used for code storage and parameter retention in space-constrained embedded boot systems.
For engineers reviewing the W25X10VZPIG T&R datasheet, W25X10VZPIG T&R pinout, W25X10VZPIG T&R application, or W25X10VZPIG T&R equivalent, key selection factors include its 8-pin WSON 6×5-mm package, hardware/software write protection via /WP and status register, sector-level erase granularity, Fast Read Dual Output (3Bh) timing, and compatibility with SPI Modes 0 and 3 in industrial temperature range (–40°C to +85°C).
Technical Context
The W25X10VZPIG T&R implements a standard SPI interface with four dedicated pins (CLK, /CS, DIO, DO) and supports dual-output mode exclusively during Fast Read Dual Output (3Bh) instruction execution-enabling simultaneous data output on both DIO and DO pins at 75MHz clock rate. Its internal architecture includes a 256-byte page buffer, status register with BP2–BP0 and TB bits for configurable top/bottom array protection, and automatic write-disable after program/erase.
It features hardware write protection via active-low /WP pin controlling Status Register writes when SRP=1, and software-controlled protection via programmable Block Protect and Top/Bottom bits. The device enters high-impedance state on DO during /HOLD assertion while /CS remains low, enabling multi-device SPI bus sharing without interrupting internal operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 M-bit (131,072 bytes), organized as 512 × 256-byte pages |
| Architecture | Uniform 4KB sectors (32 total); no block erase-only sector and chip erase supported |
| Max Clock Frequency | 75 MHz for Fast Read Dual Output (3Bh), delivering 150 Mbps effective throughput |
| Write Endurance | Minimum 100,000 program/erase cycles per sector |
| Data Retention | 20 years at +85°C, ensuring long-term reliability in industrial deployments |
| Supply Voltage | 2.7 V to 3.6 V single supply-compatible with 3.3 V logic systems without level shifting |
| Operating Temp | –40°C to +85°C-qualified for extended industrial environments |
Pinout & Package
W25X10VZPIG T&R is packaged in an 8-contact WSON 6×5-mm (package code ZP), surface-mount, lead-free, RoHS-compliant package with exposed thermal pad. Pin 1 is marked by a dot or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; must transition high→low before instruction acceptance; tracks VCC at power-up |
| 2 DO | Serial Data Output | Primary output for standard SPI reads; also outputs MSBs during Fast Read Dual Output (3Bh) |
| 3 /WP | Write Protect Input | Hardware lock for Status Register writes when SRP=1; active-low, enables top/bottom array protection |
| 4 GND | Ground Reference | System ground return path; connects to PCB thermal pad for thermal dissipation |
| 5 DIO | Serial Data I/O | Input for instructions/addresses/data; becomes secondary output (LSBs) during Fast Read Dual Output |
| 6 CLK | Serial Clock Input | Timing reference for all SPI transfers; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) |
| 7 /HOLD | Hold Input | Pauses ongoing SPI operation while /CS remains low; enables bus arbitration in multi-peripheral systems |
| 8 VCC | Power Supply | 2.7–3.6 V supply; decoupling capacitor required within 10 mm of pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual Output SPI Interface | Enables 150 Mbps read throughput via Fast Read Dual Output (3Bh), matching parallel Flash performance without extra pins |
| 4KB Uniform Sector Architecture | Allows fine-grained firmware updates and parameter storage-no over-erasure of unrelated code regions |
| Hardware + Software Write Protection | /WP pin + status register (BP2–BP0, TB, SRP) enables layered protection: full-array lock, top/bottom region lock, or selective sector lock |
| Low-Power Operation | 5 mA active current and 1 µA power-down current reduce system-level power budget in battery-backed or energy-sensitive designs |
| JEDEC ID & Manufacturer ID Support | 9Fh (JEDEC), EFh (Winbond), and 10h (W25X10) IDs enable automated flash detection and configuration in bootloader firmware |
Applications
| Industrial PLC Firmware Storage | Medical Device Boot Code |
|---|---|
Use Scenario: Storing firmware images and calibration tables in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Non-volatile code storage with fast read access for cold-boot initialization and field firmware updates. Use Value: 4KB sector granularity allows safe in-field patching without erasing entire application; dual-output read accelerates boot time under tight real-time constraints. |
Use Scenario: Holding certified boot loader and safety-critical diagnostic routines in portable ultrasound or infusion pump devices. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for immutable startup code verified prior to main processor execution. Use Value: Hardware write protection (/WP + SRP) prevents accidental corruption during ESD events or brown-out conditions; 20-year retention ensures compliance with medical device lifecycle requirements. |
| Smart Meter Parameter Retention | Automotive Body Control Module (BCM) |
Use Scenario: Retaining tariff schedules, metering logs, and cryptographic keys across power cycles in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Persistent parameter storage with sector-level write protection to isolate critical security data from user-configurable fields. Use Value: Independent top/bottom block protect (TB bit) lets security keys reside in bottom sector (0x000000–0x00FFFF) while allowing tariff updates in upper sectors-no software coordination needed. |
Use Scenario: Storing vehicle-specific configuration data (e.g., door module settings, lighting profiles) in automotive BCMs operating across –40°C to +85°C. IC Role / Device Role / Timing Role: EEPROM-replacement for infrequently updated configuration data requiring higher density and faster write latency than discrete EEPROM. Use Value: 100,000-cycle endurance exceeds automotive OEM requirements for configuration writes; SOIC/WSON packaging supports automated reflow assembly in high-volume production. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF021-SSHN-B | 2 M-bit density, same 8-pin SOIC/WSON packages, but lacks dual-output SPI; max clock 50 MHz | Lower read bandwidth; suitable only where 150 Mbps is not required and 256KB capacity suffices | Select if dual-output is unnecessary and legacy Atmel toolchain support is prioritized over speed |
| SST25VF020B-20-4I-SAE | 2 M-bit, 20 MHz max clock, no dual-output mode, supports byte-write (not page-only); different status register layout | Slower read/write; requires modified driver for byte-level writes and non-standard protection bits | Choose only for cost-sensitive, low-speed applications where SST's byte-write flexibility offsets lower density and speed |
Compared with AT25DF021-SSHN-B and SST25VF020B-20-4I-SAE, W25X10VZPIG T&R provides superior read bandwidth via dual-output SPI and finer 4KB sector granularity-critical for secure firmware partitioning-while maintaining identical pinout and voltage compatibility with mainstream 3.3 V microcontrollers.
Availability
W25X10VZPIG T&R is available at Aetrix Electronics and suitable for industrial control, medical diagnostics, smart metering, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for W25X10VZPIG T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor manufacturer specializing in specialty memory solutions, including serial and parallel Flash, PSRAM, and mobile DRAM for embedded and industrial markets.
The W25X series was designed specifically for cost-sensitive, space-constrained embedded systems needing reliable code storage with enhanced SPI performance-targeting boot loaders, firmware images, and configuration data in industrial, medical, and consumer applications.
FAQ
What is the exact memory organization of the W25X10VZPIG T&R?
The W25X10VZPIG T&R contains 1 M-bit (131,072 bytes) of Flash memory, organized into 512 programmable pages of 256 bytes each and 32 uniform 4KB erasable sectors. There are no 64KB blocks-block erase is not supported for this density variant. Sector addresses range from 0x000000 to 0x01FFFF, with bottom-sector protection enabled via TB=1 and BP2–BP0=001.
Does W25X10VZPIG T&R support dual-output SPI on all package types?
Yes, W25X10VZPIG T&R supports Fast Read Dual Output (3Bh) regardless of package type-SOIC, PDIP, or WSON-because dual-output functionality is implemented in silicon, not package-dependent. The 8-pin WSON 6×5-mm (ZP) package used in W25X10VZPIG T&R fully supports DIO as secondary output during 3Bh execution, delivering 150 Mbps effective throughput at 75 MHz clock.
How does hardware write protection work on W25X10VZPIG T&R?
Hardware write protection on W25X10VZPIG T&R is enabled by pulling /WP low while setting Status Register Protect (SRP) = 1. This locks the status register against modification-even if Write Enable is issued-preventing changes to Block Protect (BP2–BP0) and Top/Bottom (TB) bits. The /WP pin must remain low during power-up sequencing to maintain protection integrity per datasheet Figure 20.
Can W25X10VZPIG T&R be used in SPI Mode 1 or Mode 2?
No, W25X10VZPIG T&R only supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), as confirmed in Section 9.1.1 of the datasheet. Modes 1 and 2 are incompatible due to mismatched clock polarity and phase timing relative to data sampling on DIO (rising edge) and DO/DIO output (falling edge). Attempting Mode 1 or 2 will result in communication failure.
What is the purpose of the /HOLD pin on W25X10VZPIG T&R?
The /HOLD pin on W25X10VZPIG T&R pauses ongoing SPI transactions (e.g., multi-byte reads or page programming) without resetting internal state, allowing other peripherals to share the same CLK/DIO/DO lines. When /HOLD goes low while /CS is asserted, DO enters high-impedance and DIO/CLK are ignored-enabling deterministic bus arbitration in resource-constrained MCU designs.
W25X10VZPIG T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 75 MHz
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25X10VZPIG T&R FAQ
1.How can I place an order for W25X10VZPIG T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X10VZPIG T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X10VZPIG T&R reliable?
The price and inventory of W25X10VZPIG T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X10VZPIG T&R is usually 5 days.
3.What payment methods are accepted for W25X10VZPIG T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X10VZPIG T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X10VZPIG T&R?
W25X10VZPIG T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X10VZPIG T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X10VZPIG T&R?
For technical support, including W25X10VZPIG T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X10VZPIG T&R requirements.
6.How does Aetrix verify that W25X10VZPIG T&R is sourced from the original manufacturer or authorized distributors?
All W25X10VZPIG T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X10VZPIG T&R meets industry standards.
7.What is the process for return or replacement of W25X10VZPIG T&R?
All W25X10VZPIG T&R units undergo pre-shipment inspection (PSI). If there is an issue with W25X10VZPIG T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X10VZPIG T&R part is unused and in its original packaging.
Return procedure for W25X10VZPIG T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X10VZPIG T&R Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
