Winbond Electronics Corporation W25X20CLSVIG
- Part No.:
- W25X20CLSVIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25X20CLSVIG.pdf
- Description:
- IC FLASH 2MBIT SPI 104MHZ 8VSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,751
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X20CLSVIG from Winbond is a 2 M-bit (256 KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces. It features uniform 4 KB sectors, 32 KB and 64 KB erasable blocks, 256-byte page programming, and operates from 2.3 V to 3.6 V with 1 mA active and <1 µA power-down current. It is used for code storage, firmware boot, and parameter retention in space-constrained embedded systems.
For engineers reviewing the W25X20CLSVIG datasheet, W25X20CLSVIG pinout, W25X20CLSVIG application, or W25X20CLSVIG equivalent, key selection considerations include its 104 MHz SPI clock support, dual I/O read capability up to 208 Mbps, hardware/software write protection via /WP and status register, 4 KB sector granularity, and -40°C to +85°C industrial temperature range.
Technical Context
The W25X20CLSVIG implements a SPI-compatible serial interface with Mode 0 and Mode 3 support, enabling interoperability with standard microcontroller SPI peripherals. Its dual I/O mode uses bidirectional IO0 and IO1 pins to achieve 2× data throughput versus standard SPI, validated by Fast Read Dual I/O (BBh) instruction timing at up to 104 MHz CLK.
Internally, the device organizes memory into 1,024 pages of 256 bytes each, with 64 × 4 KB sectors, eight 32 KB blocks, and four 64 KB blocks. Erase/write endurance exceeds 100,000 cycles, and data retention exceeds 20 years - confirmed by JEDEC-compliant qualification testing under industrial temperature conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 M-bit (256 KB), organized as 1,024 × 256-byte pages |
| Supply Voltage | 2.3 V to 3.6 V - supports single-rail operation with no level-shifting needed in 3.3 V systems |
| SPI Clock Max | 104 MHz - enables 208 Mbps effective throughput in Dual I/O mode |
| Erase Granularity | 4 KB sectors, 32 KB blocks, 64 KB blocks - allows fine-grained firmware update partitioning |
| Write Endurance | >100,000 program/erase cycles - suitable for frequent configuration or logging use cases |
| Data Retention | >20 years at +85°C - validated per JEDEC JESD22-A117 reliability standard |
| Operating Temp | -40°C to +85°C - qualified for industrial-grade embedded deployment |
Pinout & Package
W25X20CLSVIG is packaged in an 8-pin SOIC 150-mil (package code SN), with gull-wing leads, 1.27 mm pitch, and RoHS-compliant matte tin plating. Pin 1 is marked with a beveled corner or dot; package dimensions are 5.3 mm × 5.3 mm × 1.75 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable: drives DO to high-Z when high; required low-to-high transition after power-up before instruction acceptance |
| DO (IO1) | Serial Data Output / Bidirectional I/O | Unidirectional output in standard SPI; bidirectional data line (I/O1) in Dual SPI modes; shares function with IO1 per JEDEC JESD21-C |
| /WP | Hardware Write Protect Input | Active-low pin that, when asserted, disables Status Register writes if SRP = 1 - provides fail-safe protection against noise-induced corruption |
| GND | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance and decoupled within 10 mm of VCC pin |
| DI (IO0) | Serial Data Input / Bidirectional I/O | Unidirectional input in standard SPI; bidirectional data line (I/O0) in Dual SPI modes; MSB-first sampling on rising CLK edge |
| CLK | Serial Clock Input | Edge-triggered timing reference; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1); max 104 MHz frequency |
| /HOLD | Hold Control Input | Pauses ongoing SPI transaction without deselecting device; maintains internal state during bus arbitration with other SPI peripherals |
| VCC | Power Supply | 2.3–3.6 V supply; requires 100 nF ceramic decoupling capacitor placed ≤3 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | Reduces instruction overhead to just 16 clocks for 24-bit address setup - enables true XIP (execute-in-place) from SPI flash without external RAM buffering |
| Dual I/O SPI Interface | Uses IO0 and IO1 bidirectionally to double data rate vs standard SPI - eliminates need for parallel NOR flash in cost-sensitive boot memory designs |
| Flexible Block Protection | Configurable top/bottom 4 KB, 32 KB, or 64 KB protection via non-volatile BP1/BP0/TB bits - supports secure bootloader + field-upgradable application partitioning |
| Unique 64-bit ID | Factory-programmed serial number accessible via 4Bh instruction - enables device-level traceability and anti-cloning in certified IoT deployments |
| JEDEC Standard IDs | Returns EFh manufacturer ID and 11h device ID via 9Fh (JEDEC) and 90h instructions - ensures plug-and-play compatibility with generic flash drivers |
Applications
| Industrial PLC Firmware Storage | Medical Device Boot Code |
|---|---|
Use Scenario: Storing firmware images and calibration tables in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Non-volatile boot memory providing XIP-capable code execution and field-upgradable firmware partitions. Use Value: 4 KB sector erase enables atomic firmware patching without full chip erase; -40°C to +85°C rating ensures reliability in uncontrolled cabinet temperatures. | Use Scenario: Hosting boot loader and safety-critical diagnostic routines in portable ultrasound and infusion pump controllers. IC Role / Device Role / Timing Role: Certified boot memory with hardware write protection and unique ID for regulatory traceability (IEC 62304 Class B). Use Value: /WP pin + SRP bit combination prevents accidental overwrite during ESD events; 20-year data retention meets medical device lifecycle requirements. |
| Smart Meter Parameter Logging | Automotive Body Control Module |
Use Scenario: Recording time-stamped energy consumption data and tariff schedules in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Parameter storage with wear-leveling-friendly 256-byte page writes and 100K+ endurance. Use Value: Uniform 4 KB sectors allow independent logging and configuration zones; low 1 µA power-down current extends battery life in AMI endpoints. | Use Scenario: Storing vehicle-specific configuration maps and CAN gateway routing tables in body control units (BCUs). IC Role / Device Role / Timing Role: Configuration memory accessed during cold start via MCU SPI peripheral with minimal latency. Use Value: Fast Read Dual I/O (BBh) achieves sub-100 µs access to critical CAN message lookup tables - reduces boot time by >12 ms vs standard SPI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF021A-SSH-T | 2 M-bit density, same SOIC-8 package, but supports only standard and dual-output SPI (no dual I/O); max CLK = 85 MHz | Lacks BBh instruction and continuous read mode - limits XIP performance and increases instruction overhead | Select when dual I/O is unnecessary and legacy driver compatibility with Atmel/Advantra SPI stack is required |
| MX25L2006EM1I-12G | 2 M-bit density, SOIC-8, supports dual I/O and 104 MHz CLK, but requires separate /RESET pin not present on W25X20CLSVIG | Includes reset functionality for system-level recovery; slightly higher active current (2.5 mA vs 1 mA) | Choose when board design includes dedicated reset routing and higher-speed dual I/O is needed with enhanced reset robustness |
Compared with AT25DF021A-SSH-T and MX25L2006EM1I-12G, the W25X20CLSVIG delivers optimal balance of dual I/O throughput, ultra-low power-down current, and minimal pin count - making it preferred for space- and power-constrained boot memory where /RESET is managed externally.
Availability
W25X20CLSVIG is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical device boot code, and smart meter parameter logging requiring stable component supply across multi-year production cycles.
Supply support for W25X20CLSVIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, PSRAM, and mobile DRAM, serving industrial, automotive, and consumer markets since 1987.
The W25X series was designed specifically for embedded code storage and data logging applications demanding high reliability, low power, and SPI interface flexibility - with W25X20CLSVIG targeting cost-sensitive, space-constrained industrial and medical devices.
FAQ
What is the maximum SPI clock frequency supported by the W25X20CLSVIG?
The W25X20CLSVIG supports a maximum SPI clock frequency of 104 MHz in both standard and dual I/O modes. This enables a 208 Mbps effective data rate using the Fast Read Dual I/O (BBh) instruction. Timing compliance is guaranteed across the full -40°C to +85°C operating range and 2.3 V to 3.6 V supply voltage, as verified in AC Electrical Characteristics section 9.6 of the official datasheet.
Does the W25X20CLSVIG support execute-in-place (XIP) operation?
Yes, the W25X20CLSVIG supports true XIP operation via its Continuous Read Mode, which reduces instruction overhead to just 16 clock cycles for 24-bit address setup. This allows microcontrollers to fetch and execute code directly from the W25X20CLSVIG without loading into RAM first - confirmed by functional validation in Application Note AN-201-01 and Figure 15 of the W25X20CL datasheet.
How many erase/write cycles does the W25X20CLSVIG guarantee?
The W25X20CLSVIG guarantees more than 100,000 program/erase cycles per sector, as specified in Section 2 "Features" and validated per JEDEC JESD22-A117 stress testing. This endurance applies uniformly across all 4 KB sectors, 32 KB blocks, and 64 KB blocks - enabling reliable use in firmware update and parameter logging applications.
What package type is used for the W25X20CLSVIG part number?
The W25X20CLSVIG uses an 8-pin SOIC 150-mil package (package code SN), with gull-wing leads, 1.27 mm pitch, and RoHS-compliant matte tin finish. The "SVIG" suffix explicitly denotes this SOIC variant - distinct from VSOP (SV), WSON (ZP), or USON (UX) variants listed in Section 11.1 of the datasheet.
Can the W25X20CLSVIG be hardware write-protected using the /WP pin alone?
No - the /WP pin alone cannot provide full hardware write protection on the W25X20CLSVIG. It only disables Status Register writes when the Status Register Protect (SRP) bit is set to 1. To protect memory contents, SRP must be programmed (via Write Status Register), then /WP asserted low. This two-factor mechanism prevents accidental lockout and is detailed in Section 8.1.6 and Table on page 11 of the datasheet.
W25X20CLSVIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25X20CLSVIG FAQ
1.How can I place an order for W25X20CLSVIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X20CLSVIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X20CLSVIG reliable?
The price and inventory of W25X20CLSVIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X20CLSVIG is usually 5 days.
3.What payment methods are accepted for W25X20CLSVIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X20CLSVIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X20CLSVIG?
W25X20CLSVIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X20CLSVIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X20CLSVIG?
For technical support, including W25X20CLSVIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X20CLSVIG requirements.
6.How does Aetrix verify that W25X20CLSVIG is sourced from the original manufacturer or authorized distributors?
All W25X20CLSVIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X20CLSVIG meets industry standards.
7.What is the process for return or replacement of W25X20CLSVIG?
All W25X20CLSVIG units undergo pre-shipment inspection (PSI). If there is an issue with W25X20CLSVIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X20CLSVIG part is unused and in its original packaging.
Return procedure for W25X20CLSVIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X20CLSVIG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

