Winbond Electronics Corporation W25X20CLSVIG TR
- Part No.:
- W25X20CLSVIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
W25X20CLSVIG TR.pdf
- Description:
- IC FLASH 2MBIT SPI 104MHZ 8VSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,806
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X20CLSVIG TR from Winbond is a 2 M-bit (256 KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces with 4 KB uniform sectors, 104 MHz clock operation, and 208 Mbps effective data transfer rate. It operates from 2.3 V to 3.6 V, consumes 1 mA active and <1 µA in power-down mode, and targets embedded code storage, firmware boot, and parameter retention in space-constrained systems.
For engineers reviewing the W25X20CLSVIG TR datasheet, W25X20CLSVIG TR pinout, W25X20CLSVIG TR application, or W25X20CLSVIG TR equivalent, this page delivers verified electrical specs, SOIC/VSOP/WSON/USON package mapping, hardware/software write protection behavior, XIP-capable continuous read mode timing, and validated alternative parts for industrial MCU boot and firmware update designs.
Technical Context
The W25X20CLSVIG TR implements a SPI-compatible serial interface with support for Modes 0 and 3, enabling interoperability with ARM Cortex-M, RISC-V, and legacy microcontrollers. Its dual I/O SPI mode uses bidirectional IO0/IO1 pins to achieve 208 Mbps throughput via BBh instruction, matching parallel flash performance while reducing pin count.
Internally, the device features a 1,024-page (256-byte/page) array organized into 64 × 4 KB sectors, four 64 KB blocks, and two to eight 32 KB blocks. Write protection is enforced through volatile/non-volatile status register bits (BP1/BP0/TB/SRP) combined with dedicated /WP and /HOLD control pins for hardware-level security and bus arbitration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 M-bit (256 KB), organized as 1,024 × 256-byte pages - enables fine-grained firmware updates without erasing full device. |
| Interface Support | Standard SPI (DI/DO), Dual Output SPI (3Bh), Dual I/O SPI (BBh) - allows flexible host controller compatibility and bandwidth scaling. |
| Max Clock Frequency | 104 MHz (standard), 208 MHz equivalent with dual I/O - supports real-time XIP execution and fast code shadowing on boot. |
| Erase Granularity | Uniform 4 KB sectors, plus 32 KB and 64 KB blocks - balances data logging flexibility with firmware partitioning efficiency. |
| Write Endurance | 100,000 program/erase cycles per sector - ensures long-term reliability in field-upgradable embedded devices. |
| Data Retention | 20 years at +85°C - meets industrial temperature lifecycle requirements for unattended operation. |
| Supply Voltage | 2.3 V to 3.6 V - compatible with 2.5 V, 3.0 V, and 3.3 V logic domains without level-shifting. |
| Operating Temp | –40°C to +85°C - qualified for automotive infotainment, industrial HMI, and outdoor IoT edge nodes. |
Pinout & Package
W25X20CLSVIG TR is supplied in an 8-pin VSOP 150-mil (package code SV) surface-mount package - compact footprint (4.9 × 6.0 mm), gull-wing leads, RoHS-compliant, suitable for reflow assembly and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 /CS | Chip Select Input | Active-low enable; must transition high→low after power-up before accepting instructions; controls DO high-impedance state. |
| 2 DO (IO1) | Serial Data Output / Dual I/O | Unidirectional output in standard SPI; bidirectional I/O in dual modes; driven low during /HOLD. |
| 3 /WP | Hardware Write Protect Input | Active-low pin that locks status register writes when SRP=1; enables top/bottom array protection without software intervention. |
| 4 GND | Ground Reference | Primary return path for VCC current and signal references; requires low-inductance connection to minimize noise coupling. |
| 5 DI (IO0) | Serial Data Input / Dual I/O | Unidirectional input in standard SPI; bidirectional I/O in dual modes; sampled on CLK rising edge. |
| 6 CLK | Serial Clock Input | Master-generated timing signal; supports Modes 0 and 3; must be stable before /CS assertion. |
| 7 /HOLD | Bus Hold Control Input | Pauses ongoing SPI transaction when asserted low under /CS active; preserves internal state for multi-device bus sharing. |
| 8 VCC | Power Supply | 2.3–3.6 V supply; requires local 0.1 µF ceramic decoupling; tracks /CS at power-up per tVSL timing requirement. |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | As few as 16 clocks overhead to address memory - enables true execute-in-place (XIP) from SPI flash without RAM copy. |
| Dual I/O SPI Interface | BBh instruction delivers 208 Mbps effective bandwidth - eliminates need for parallel NOR flash in cost-sensitive MCU boot designs. |
| Hardware + Software Write Protection | /WP pin + SRP/BP1/BP0/TB bits allow hierarchical locking of 4 KB–256 KB regions - prevents accidental firmware corruption during field updates. |
| JEDEC ID & Unique Serial Number | 9Fh command returns manufacturer/device ID; 4Bh reads 64-bit unique ID - supports secure provisioning and device authentication. |
| Low-Power Power-Down Mode | B9h instruction reduces current to <1 µA - extends battery life in always-on sensor nodes and wearable firmware storage. |
| Flexible Erase Architecture | 64 × 4 KB sectors + 4 × 64 KB blocks - supports simultaneous firmware image storage and runtime parameter logging in same device. |
Applications
| MCU Boot Code Storage | Firmware Over-the-Air (OTA) Updates |
|---|---|
|
Use Scenario: Storing primary bootloader and application firmware for ARM Cortex-M4 microcontrollers in industrial gateways. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable continuous read mode; provides deterministic 104 MHz instruction fetch timing. Use Value: Eliminates external RAM copy step during boot, reducing BOM cost and startup latency by >15 ms versus standard SPI read. |
Use Scenario: Hosting dual firmware images (active + standby) in smart metering endpoints for fail-safe OTA patching. IC Role / Device Role / Timing Role: Dual-bank flash memory with independent 4 KB sector erase; enables atomic image swap without system reset. Use Value: Guarantees firmware integrity during power loss via sector-level erase/write atomicity and 100K-cycle endurance. |
| Parameter & Calibration Data Logging | Secure Device Identity Provisioning |
|
Use Scenario: Recording sensor calibration coefficients and runtime diagnostics in medical diagnostic equipment. IC Role / Device Role / Timing Role: Parameter storage with hardware write protection (/WP pin + BP bits); retains data across 20-year shelf life. Use Value: Prevents unauthorized modification of calibration values using physical pin control, satisfying IEC 62304 traceability requirements. |
Use Scenario: Embedding cryptographic keys and device-specific identifiers in automotive telematics control units. IC Role / Device Role / Timing Role: Secure identity storage via 64-bit unique serial number (4Bh) and JEDEC-compliant ID (9Fh). Use Value: Enables hardware-rooted device attestation without external secure element, reducing bill-of-materials complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q20EWTR | Same density (2 M-bit), but uses newer 1.8 V / 3.3 V dual-supply architecture; supports Quad I/O (QPI) and DTR modes; 133 MHz max clock. | Requires updated driver support for QPI/DTR; better suited for next-gen MCUs with quad-SPI peripherals. | Select W25Q20EWTR only if migrating to lower voltage operation or requiring >208 Mbps bandwidth via Quad I/O. |
| Micron MT25QL02GABA1EWSE-0SIT | 2 M-bit density, 1.8 V / 3 V supply, supports x1/x2/x4 I/O modes; includes SFDP register for auto-configuration; 133 MHz clock. | Requires SFDP-aware host firmware; offers broader voltage margin but lacks /HOLD pin in same VSOP package. | Choose MT25QL02GABA1EWSE-0SIT when SFDP-based initialization or extended low-voltage operation down to 1.7 V is required. |
Compared with W25X20CLSVIG TR, W25Q20EWTR adds Quad I/O and higher clock speed but demands updated firmware, while MT25QL02GABA1EWSE-0SIT provides SFDP flexibility and wider voltage range but omits /HOLD - making W25X20CLSVIG TR optimal for legacy SPI-only designs needing proven hold functionality and hardware write protect.
Availability
W25X20CLSVIG TR is available at Aetrix Electronics and suitable for industrial HMI, automotive telematics, and medical diagnostics requiring stable component supply, long-lifecycle assurance, and RoHS-compliant packaging.
Supply support for W25X20CLSVIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial NOR/NAND flash memory solutions since 1987.
The W25X series was designed specifically for cost-sensitive, space-constrained embedded systems requiring reliable code storage, fast boot times, and robust data retention - targeting MCU-based consumer, industrial, and automotive applications.
FAQ
What is the maximum SPI clock frequency supported by the W25X20CLSVIG TR?
The W25X20CLSVIG TR supports up to 104 MHz for standard and dual-output SPI operations. In dual I/O mode using the BBh instruction, it achieves an effective data rate of 208 Mbps. This timing is validated across the full –40°C to +85°C operating range and requires proper PCB layout with controlled impedance traces and minimized stub length to maintain signal integrity at high frequencies. The W25X20CLSVIG TR datasheet specifies tVH and tVL parameters to guide clock setup/hold compliance.
Does the W25X20CLSVIG TR support execute-in-place (XIP) operation?
Yes, the W25X20CLSVIG TR supports true XIP via its Continuous Read Mode, which reduces instruction overhead to as few as 16 clock cycles for address setup. This enables direct CPU instruction fetch over SPI without intermediate RAM buffering. The mode is activated using Fast Read (0Bh), Fast Read Dual Output (3Bh), or Fast Read Dual I/O (BBh) instructions, and is fully compatible with ARM Cortex-M and RISC-V cores equipped with SPI memory controllers.
How does hardware write protection work on the W25X20CLSVIG TR?
Hardware write protection on the W25X20CLSVIG TR is implemented via the /WP pin in conjunction with the Status Register Protect (SRP) bit. When SRP = 1 and /WP is driven low, all status register writes (including block protect configuration) are blocked. This prevents accidental firmware lockout during power transients or ESD events. The /WP pin remains functional even when the device is in power-down mode (B9h), providing persistent protection.
What package type is used for the W25X20CLSVIG TR?
The W25X20CLSVIG TR uses an 8-pin VSOP 150-mil package (package code SV), measuring 4.9 mm × 6.0 mm with gull-wing leads. This package is pin-compatible with the 8-pin SOIC 150-mil (SN) variant and shares identical pinout and thermal characteristics, allowing drop-in replacement in existing designs without PCB revision. It is rated for reflow soldering per J-STD-020 moisture sensitivity level 3.
Can the W25X20CLSVIG TR be used in automotive applications?
The W25X20CLSVIG TR is specified for –40°C to +85°C operation and meets AEC-Q100 stress test requirements for temperature cycling, HTOL, and ESD when qualified per Winbond's automotive-grade variants. While the standard W25X20CLSVIG TR is not AEC-Q100 certified, its electrical and thermal specifications align with automotive infotainment and body control module use cases where extended temperature operation and 20-year data retention are critical design requirements.
W25X20CLSVIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSOP
W25X20CLSVIG TR FAQ
1.How can I place an order for W25X20CLSVIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X20CLSVIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X20CLSVIG TR reliable?
The price and inventory of W25X20CLSVIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X20CLSVIG TR is usually 5 days.
3.What payment methods are accepted for W25X20CLSVIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X20CLSVIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X20CLSVIG TR?
W25X20CLSVIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X20CLSVIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X20CLSVIG TR?
For technical support, including W25X20CLSVIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X20CLSVIG TR requirements.
6.How does Aetrix verify that W25X20CLSVIG TR is sourced from the original manufacturer or authorized distributors?
All W25X20CLSVIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X20CLSVIG TR meets industry standards.
7.What is the process for return or replacement of W25X20CLSVIG TR?
All W25X20CLSVIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25X20CLSVIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X20CLSVIG TR part is unused and in its original packaging.
Return procedure for W25X20CLSVIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X20CLSVIG TR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

