Winbond Electronics Corporation W25X20CLZPIG
- Part No.:
- W25X20CLZPIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25X20CLZPIG.pdf
- Description:
- IC FLASH 2MBIT SPI 104MHZ 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X20CLZPIG from Winbond is a 2 M-bit (256 KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces. It features uniform 4 KB sectors, 32 KB and 64 KB blocks, 104 MHz clock operation, and operates from 2.3 V to 3.6 V. It is used for code storage, firmware boot, and parameter retention in space-constrained embedded systems.
For engineers reviewing the W25X20CLZPIG datasheet, W25X20CLZPIG pinout, W25X20CLZPIG application, or W25X20CLZPIG equivalent, key selection considerations include its dual I/O SPI bandwidth (208 Mbps equivalent), hardware/software write protection with top/bottom block control, 4 KB sector granularity, and -40°C to +85°C industrial temperature range.
Technical Context
The W25X20CLZPIG implements a SPI-compatible interface with support for Modes 0 and 3, enabling interoperability with standard microcontroller SPI peripherals. Its dual I/O SPI mode uses bidirectional IO0 and IO1 pins to double data throughput versus standard SPI, with Fast Read Dual I/O (BBh) achieving up to 208 Mbps effective transfer rate.
Internally, it integrates a status register with non-volatile BP1/BP0 and TB bits for configurable hardware-based memory protection, plus volatile WEL and BUSY flags. The device supports true execute-in-place (XIP) via Continuous Read Mode - requiring only 16 clocks to initiate address access - and includes dedicated /WP and /HOLD pins for system-level bus arbitration and write inhibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 M-bit (256 KB), organized as 1,024 × 256-byte pages |
| Operating Voltage | 2.3 V to 3.6 V - compatible with 2.5 V, 3.0 V, and 3.3 V logic domains |
| SPI Clock Frequency | Up to 104 MHz - enables high-speed firmware loading and XIP execution |
| Erase Granularity | Uniform 4 KB sectors, 32 KB blocks, and 64 KB blocks - supports fine-grained data updates |
| Write Endurance | 100,000 program/erase cycles per sector - suitable for frequent configuration logging |
| Data Retention | 20 years at +85°C - ensures long-term reliability in industrial environments |
| Power Consumption | 1 mA active current, <1 µA power-down current - ideal for battery-backed or low-power IoT nodes |
Pinout & Package
W25X20CLZPIG is packaged in an 8-pad USON 2×3 mm (package code UX), with exposed pad for thermal performance and board-space efficiency. Pin assignments are identical across SOIC, VSOP, WSON, and USON variants per Winbond's standardized pinout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; places DO in high-impedance when deasserted, reducing bus contention |
| DO (IO1) | Serial Data Output / Bidirectional I/O | Provides read data in standard SPI; functions as IO1 in dual I/O mode for simultaneous read/write |
| /WP | Write Protect Input | Hardware lock for status register writes when SRP=1 - prevents accidental firmware corruption |
| GND | Ground Reference | Common return path for all digital and analog circuitry; critical for noise immunity in SPI signaling |
| DI (IO0) | Serial Data Input / Bidirectional I/O | Accepts instructions/addresses in standard SPI; serves as IO0 in dual I/O mode for parallel bit transfer |
| CLK | Serial Clock Input | Edge-triggered timing reference; supports Modes 0 and 3 for compatibility with diverse MCU SPI controllers |
| /HOLD | Hold Input | Pauses ongoing SPI transaction without deselecting device - essential for multi-peripheral bus sharing |
| VCC | Power Supply | Single 2.3–3.6 V supply powers core logic and I/O buffers; no auxiliary voltage rails required |
Key Features
| Feature | Design Value |
|---|---|
| Dual I/O SPI Interface | Enables 208 Mbps effective throughput using IO0/IO1 bidirectional pins - eliminates need for parallel flash in cost-sensitive designs |
| Continuous Read Mode | Reduces instruction overhead to 16 clocks for address setup - enables deterministic XIP execution without external cache |
| Configurable Hardware Write Protection | Combines /WP pin with TB/BP bits to protect top or bottom memory regions down to 4 KB - safeguards bootloader or calibration data |
| Uniform Erase Architecture | Supports independent erase of 4 KB sectors, 32 KB blocks, and 64 KB blocks - optimizes wear leveling and firmware update efficiency |
| 64-bit Unique Serial Number | Provides immutable device identity for secure firmware binding, traceability, and anti-counterfeiting in production |
Applications
| Industrial PLC Firmware Storage | IoT Edge Sensor Configuration |
|---|---|
Use Scenario: Storing field-upgradable ladder logic and I/O mapping tables in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Non-volatile code and parameter storage with guaranteed 20-year data retention at +85°C and hardware write protection against EMI-induced corruption. Use Value: Prevents unauthorized firmware modification via /WP pin locking and enables safe over-the-air updates using 4 KB sector erase granularity. | Use Scenario: Retaining calibrated sensor offsets, network credentials, and device-specific keys in battery-powered environmental monitors deployed outdoors. IC Role / Device Role / Timing Role: Low-power configuration memory with <1 µA power-down current and JEDEC-compliant ID for secure provisioning during manufacturing. Use Value: Extends battery life via ultra-low standby current and ensures unique device identity using factory-programmed 64-bit serial number. |
| Medical Diagnostic Bootloader | Automotive Infotainment UI Assets |
Use Scenario: Hosting certified bootloader code that validates signed application images before execution in portable ultrasound or ECG devices. IC Role / Device Role / Timing Role: Secure boot storage with top/bottom block protection (TB/BP bits) to isolate immutable bootloader from field-updatable application partitions. Use Value: Enforces chain-of-trust by preventing overwrite of protected bootloader region while allowing independent updates to application assets. | Use Scenario: Caching graphical assets (icons, fonts, animations) and localized language strings for head-unit displays with minimal RAM footprint. IC Role / Device Role / Timing Role: High-bandwidth XIP memory delivering UI assets directly over dual I/O SPI at 208 Mbps - reduces DRAM bandwidth pressure. Use Value: Enables smooth UI rendering without full image decompression in RAM, leveraging Continuous Read Mode for low-latency sequential access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q20CLZPIG | Quad I/O SPI support (QPI mode), 4x faster than dual I/O; same density, voltage, and package | Required where higher bandwidth is needed for graphics or video streaming; adds QPI command set complexity | Select W25Q20CLZPIG if system MCU supports QPI and >208 Mbps throughput is required; otherwise W25X20CLZPIG offers simpler SPI implementation. |
| Micron MT25QL20ABB8E12-0SIT | Same 2 M-bit density, 133 MHz max clock, supports SFDP and DTR modes; different status register layout and /HOLD behavior | Better suited for designs requiring JEDEC-standard SFDP auto-configuration or double-transfer-rate (DTR) timing | Choose MT25QL20ABB8E12-0SIT only if SFDP-driven initialization or DTR timing is mandated; W25X20CLZPIG provides broader legacy SPI compatibility. |
Compared with W25Q20CLZPIG and MT25QL20ABB8E12-0SIT, the W25X20CLZPIG delivers optimal balance of speed, simplicity, and industrial reliability - offering dual I/O bandwidth without QPI complexity or SFDP dependency, making it ideal for cost-sensitive, resource-constrained embedded controllers.
Availability
W25X20CLZPIG is available at Aetrix Electronics and suitable for industrial PLC firmware storage, IoT edge sensor configuration, medical diagnostic bootloader hosting, and automotive infotainment UI asset caching requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for W25X20CLZPIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions, including serial flash, PSRAM, and code storage products for embedded and industrial markets.
The W25X series was designed specifically for cost-sensitive, space-constrained applications requiring reliable code and data storage with flexible erase granularity and robust hardware write protection - targeting microcontroller-based systems without external memory controllers.
FAQ
What is the maximum SPI clock frequency supported by the W25X20CLZPIG?
The W25X20CLZPIG supports SPI clock frequencies up to 104 MHz in standard and dual I/O modes. This allows a 208 Mbps effective data rate using Fast Read Dual I/O (BBh) instruction. Timing compliance must be verified against AC Electrical Characteristics Table 9.6 in the official datasheet, particularly tV and tH parameters for the target VCC and temperature conditions. The W25X20CLZPIG does not support quad I/O or QPI modes.
Does the W25X20CLZPIG support execute-in-place (XIP) operation?
Yes, the W25X20CLZPIG supports true XIP operation via its Continuous Read Mode, which requires only 16 clock cycles to initiate memory access after instruction input. This low-overhead addressing enables direct CPU instruction fetch over SPI without intermediate buffering. The W25X20CLZPIG achieves deterministic latency suitable for real-time firmware execution, provided the host controller supports continuous clocking and proper dummy cycle insertion per instruction.
How is hardware write protection implemented on the W25X20CLZPIG?
Hardware write protection on the W25X20CLZPIG combines the /WP pin with non-volatile status register bits (SRP, BP1, BP0, TB). When SRP = 1 and /WP is low, status register writes are blocked; when /WP is high, status register writes are permitted after issuing Write Enable. Block protection can be configured to lock top or bottom memory regions - as small as 4 KB - ensuring bootloader or calibration data remains immutable during field updates. The W25X20CLZPIG also supports software-only protection via BP bits alone.
What package type does the W25X20CLZPIG use, and is it pin-compatible with other W25X20CL variants?
The W25X20CLZPIG uses an 8-pad USON 2×3 mm package (package code UX), with identical pinout to SOIC-8 (SN), VSOP-8 (SV), and WSON-8 (ZP) variants. All share the same /CS, DO/IO1, /WP, GND, DI/IO0, CLK, /HOLD, and VCC arrangement. This allows drop-in replacement across packages without PCB redesign - critical for scaling production across cost, size, and thermal requirements while maintaining W25X20CLZPIG functionality.
Can the W25X20CLZPIG be used in automotive applications?
The W25X20CLZPIG is rated for -40°C to +85°C operation and meets industrial reliability standards (100,000 erase cycles, 20-year data retention), but it is not AEC-Q100 qualified. For automotive infotainment or body control modules where qualification is mandatory, designers should consider AEC-Q100-compliant alternatives such as Winbond's W25Q20EW or Micron's MT25QL20. The W25X20CLZPIG remains suitable for under-hood-adjacent or cabin-located non-safety-critical subsystems where full qualification is not required.
W25X20CLZPIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25X20CLZPIG FAQ
1.How can I place an order for W25X20CLZPIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X20CLZPIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X20CLZPIG reliable?
The price and inventory of W25X20CLZPIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X20CLZPIG is usually 5 days.
3.What payment methods are accepted for W25X20CLZPIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X20CLZPIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X20CLZPIG?
W25X20CLZPIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X20CLZPIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X20CLZPIG?
For technical support, including W25X20CLZPIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X20CLZPIG requirements.
6.How does Aetrix verify that W25X20CLZPIG is sourced from the original manufacturer or authorized distributors?
All W25X20CLZPIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X20CLZPIG meets industry standards.
7.What is the process for return or replacement of W25X20CLZPIG?
All W25X20CLZPIG units undergo pre-shipment inspection (PSI). If there is an issue with W25X20CLZPIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X20CLZPIG part is unused and in its original packaging.
Return procedure for W25X20CLZPIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X20CLZPIG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
