Winbond Electronics Corporation W25X20CLZPIG TR
- Part No.:
- W25X20CLZPIG TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25X20CLZPIG TR.pdf
- Description:
- IC FLASH 2MBIT SPI 104MHZ 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,560
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X20CLZPIG TR from Winbond is a 2 M-bit (256 KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces. It features uniform 4 KB sectors, 32 KB and 64 KB erasable blocks, 104 MHz clock operation (208 Mbps equivalent with Fast Read Dual I/O), and operates from 2.3 V to 3.6 V. It is used in embedded boot code storage, firmware updates, and parameter retention in space-constrained industrial controllers.
For engineers reviewing the W25X20CLZPIG TR datasheet, W25X20CLZPIG TR pinout, W25X20CLZPIG TR application, or W25X20CLZPIG TR equivalent, key selection criteria include sector granularity (4 KB), dual I/O throughput, hardware write protection via /WP and status register bits, and -40°C to +85°C industrial temperature support.
Technical Context
The W25X20CLZPIG TR implements a SPI-compatible interface with Mode 0 and Mode 3 support, enabling interoperability with common microcontroller SPI peripherals. Its dual I/O mode uses bidirectional IO0 and IO1 pins for simultaneous data read/write on both clock edges, achieving up to 208 Mbps effective bandwidth.
Internally, it organizes memory into 1,024 pages of 256 bytes each and supports page program (<1 ms), sector erase (4 KB), block erase (32/64 KB), and chip erase. Write protection is enforced through volatile/non-volatile status register bits (BP1/BP0/TB/SRP) combined with dedicated /WP and /HOLD control pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 2 M-bit (256 KB), organized as 1,024 × 256-byte pages |
| Operating Voltage | 2.3 V to 3.6 V - compatible with 2.5 V, 3.0 V, and 3.3 V logic systems |
| Max Clock Frequency | 104 MHz - enables Fast Read Dual I/O at 208 Mbps effective throughput |
| Erase Granularity | Uniform 4 KB sectors, plus 32 KB and 64 KB blocks - supports fine-grained firmware partitioning |
| Write Endurance | 100,000 program/erase cycles per sector - suitable for field-updatable firmware storage |
| Data Retention | 20 years at +85°C - ensures long-term reliability in industrial deployments |
| Operating Temperature | -40°C to +85°C - qualified for extended industrial environments |
| Power Consumption | 1 mA active current, <1 µA power-down - enables low-power sleep modes in battery-backed systems |
Pinout & Package
W25X20CLZPIG TR is packaged in an 8-pad USON 2×3 mm (package code UX), with wettable flank leads for automated optical inspection. The package is RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; high-impedance DO output when deasserted; must track VCC at power-up |
| DO (IO1) | Serial Data Output / Bidirectional I/O | Standard SPI output (DO); becomes bidirectional IO1 in Dual SPI mode |
| /WP | Write Protect Input | Hardware lock for status register writes when SRP=1; active-low |
| GND | Ground Reference | Signal and power return path; decoupling capacitor required near VCC pin |
| DI (IO0) | Serial Data Input / Bidirectional I/O | Standard SPI input (DI); becomes bidirectional IO0 in Dual SPI mode |
| CLK | Serial Clock Input | Edge-triggered timing source; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) |
| /HOLD | Hold Input | Pauses ongoing SPI transaction while /CS remains low; enables multi-device bus sharing |
| VCC | Power Supply | 2.3–3.6 V supply; requires local 0.1 µF ceramic decoupling capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Dual I/O SPI Interface | Enables 208 Mbps effective read throughput using IO0/IO1 bidirectional pins - reduces boot time vs. standard SPI |
| Continuous Read Mode | As few as 16 clocks overhead to initiate address fetch - supports true XIP (execute-in-place) for code shadowing |
| Hardware + Software Write Protection | Combines /WP pin control with non-volatile BP1/BP0/TB/SRP bits - allows selective 4 KB sector lockdown without firmware changes |
| Uniform Erase Architecture | 4 KB sectors, 32 KB blocks, and 64 KB blocks coexist - simplifies firmware partitioning and OTA update design |
| 64-bit Unique ID | Factory-programmed serial number accessible via Read Unique ID (4Bh) instruction - enables device authentication and traceability |
| JEDEC Standard Identification | Supports 9Fh (JEDEC ID), 90h/92h (Manufacturer/Device ID) - ensures compatibility with generic flash programming tools |
Applications
| Industrial PLC Firmware Storage | Medical Device Boot Code |
|---|---|
Use Scenario: Storing bootloader and application firmware in programmable logic controllers with limited PCB area and no parallel bus interface. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Continuous Read Mode and 104 MHz SPI clock support. Use Value: Eliminates need for external RAM copy during boot; 4 KB sector erase enables incremental firmware patching without full reflash. | Use Scenario: Holding certified, version-controlled diagnostic firmware and calibration tables in portable ultrasound and infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter and code storage with hardware /WP and status register protection. Use Value: Prevents accidental overwrite of FDA-cleared firmware partitions; 20-year data retention meets medical device lifecycle requirements. |
| Smart Energy Meter Data Logging | Automotive Body Control Module (BCM) |
Use Scenario: Recording time-stamped energy consumption logs and tariff schedules in DIN-rail mounted meters operating at -25°C to +70°C. IC Role / Device Role / Timing Role: High-reliability parameter and event log storage with 100,000-cycle endurance and industrial temp range. Use Value: Enables decade-long field deployment without data loss; 4 KB sectors allow independent logging and configuration updates. | Use Scenario: Storing vehicle-specific configuration, lighting profiles, and CAN message routing tables in BCMs with strict EMC and thermal constraints. IC Role / Device Role / Timing Role: Compact, low-power firmware and configuration storage interfaced via MCU's SPI peripheral. Use Value: USON 2×3 mm footprint saves board space; <1 µA power-down current extends battery backup runtime during ignition-off. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF021A-SSH-T | 2 M-bit, 2.7–3.6 V supply, 85 MHz max clock, no dual I/O mode, SOIC-8 only | Lacks dual I/O and Continuous Read Mode; lower throughput limits XIP feasibility | Select when cost sensitivity outweighs performance; verify /WP and hold timing compatibility |
| MX25L2006EM1I-12G | 2 M-bit, 2.7–3.6 V, 104 MHz, supports dual I/O but requires different status register layout and command set | Different BP bit mapping and /HOLD behavior; requires firmware driver modification | Choose for existing Macronix ecosystem; validate erase timing and power-down recovery sequence |
Compared with AT25DF021A-SSH-T and MX25L2006EM1I-12G, the W25X20CLZPIG TR delivers higher effective bandwidth via dual I/O and simpler XIP implementation due to its low-overhead Continuous Read Mode, while maintaining identical 4 KB sector granularity and industrial temperature rating.
Availability
W25X20CLZPIG TR is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical device boot code, and smart energy meter data logging requiring stable component supply across multi-year production cycles.
Supply support for W25X20CLZPIG TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial NOR/NAND flash memory solutions.
The W25X series is designed for embedded code storage and data logging in resource-constrained systems, emphasizing SPI performance, sector flexibility, and industrial-grade reliability.
FAQ
What is the maximum SPI clock frequency supported by the W25X20CLZPIG TR?
The W25X20CLZPIG TR supports SPI clock frequencies up to 104 MHz in standard and dual I/O modes. At this rate, Fast Read Dual I/O achieves an effective throughput of 208 Mbps. This specification is validated across the full -40°C to +85°C operating range and requires proper signal integrity layout - including controlled impedance traces and minimized stub length - to maintain timing margins per the AC Electrical Characteristics table in the datasheet.
Does the W25X20CLZPIG TR support execute-in-place (XIP) operation?
Yes, the W25X20CLZPIG TR supports true XIP via its Continuous Read Mode, which requires only 16 clock cycles of instruction overhead to initiate a memory access. This enables direct code execution from the flash array without copying to RAM, reducing boot latency and SRAM usage. The feature is enabled using the Fast Read (0Bh), Fast Read Dual Output (3Bh), or Fast Read Dual I/O (BBh) instructions, and is fully functional across all supported SPI modes and temperature ranges.
How is hardware write protection implemented on the W25X20CLZPIG TR?
Hardware write protection on the W25X20CLZPIG TR combines the /WP pin with non-volatile status register bits (SRP, BP1, BP0, TB). When SRP = 1 and /WP is low, writes to the status register are blocked. BP1/BP0 and TB define protected memory regions - as small as 4 KB - with top/bottom selection. This dual-layer scheme prevents accidental firmware corruption during power transients or software faults, and is independent of MCU firmware state.
What package type does the W25X20CLZPIG TR use, and is it compatible with automated optical inspection (AOI)?
The W25X20CLZPIG TR uses an 8-pad USON 2×3 mm package (package code UX) with wettable flank leads. These flanks provide visible solder joints for post-reflow AOI systems, improving defect detection yield in high-volume SMT lines. The package is RoHS-compliant and halogen-free, and requires standard lead-free reflow profiles per J-STD-020. Footprint and stencil design must follow Winbond's recommended pad layout in section 10.4 of the datasheet.
Can the W25X20CLZPIG TR be used in place of the W25X20CLSNIG in an existing design?
Yes, the W25X20CLZPIG TR is functionally and electrically identical to the W25X20CLSNIG, differing only in package: ZPIG is USON 2×3 mm, while SNIG is SOIC-8. Pinout and signal definitions match exactly (pin 1=/CS, pin 2=DO/IO1, etc.), and all timing, command set, and register behavior are identical. No schematic or firmware changes are needed - only PCB land pattern and stencil updates to accommodate the smaller USON footprint and reflow profile adjustments.
W25X20CLZPIG TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25X20CLZPIG TR FAQ
1.How can I place an order for W25X20CLZPIG TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X20CLZPIG TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X20CLZPIG TR reliable?
The price and inventory of W25X20CLZPIG TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X20CLZPIG TR is usually 5 days.
3.What payment methods are accepted for W25X20CLZPIG TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X20CLZPIG TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X20CLZPIG TR?
W25X20CLZPIG TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X20CLZPIG TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X20CLZPIG TR?
For technical support, including W25X20CLZPIG TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X20CLZPIG TR requirements.
6.How does Aetrix verify that W25X20CLZPIG TR is sourced from the original manufacturer or authorized distributors?
All W25X20CLZPIG TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X20CLZPIG TR meets industry standards.
7.What is the process for return or replacement of W25X20CLZPIG TR?
All W25X20CLZPIG TR units undergo pre-shipment inspection (PSI). If there is an issue with W25X20CLZPIG TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X20CLZPIG TR part is unused and in its original packaging.
Return procedure for W25X20CLZPIG TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X20CLZPIG TR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
