Winbond Electronics Corporation W25X40CLZPIG
- Part No.:
- W25X40CLZPIG
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
W25X40CLZPIG.pdf
- Description:
- IC FLASH 4MBIT SPI 104MHZ 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W25X40CLZPIG from Winbond is a 4 M-bit (512 KB) serial flash memory IC supporting standard SPI, dual-output SPI, and dual I/O SPI interfaces. It features uniform 4 KB sectors, 32 KB and 64 KB blocks, 104 MHz clock operation (208 Mbps equivalent with Fast Read Dual I/O), and operates from 2.3 V to 3.6 V. It is used for code storage, firmware boot, and parameter retention in space-constrained embedded systems.
For engineers reviewing the W25X40CLZPIG datasheet, W25X40CLZPIG pinout, W25X40CLZPIG application, or W25X40CLZPIG equivalent, key selection considerations include its 8-pin WSON 6×5 mm package, hardware /WP and /HOLD control, JEDEC-compliant identification, 4 KB sector granularity, and support for true execute-in-place (XIP) via Continuous Read Mode.
Technical Context
The W25X40CLZPIG implements a SPI-compatible command interface with Mode 0 and Mode 3 support, enabling interoperability with standard microcontroller SPI peripherals. Its dual I/O mode uses bidirectional IO0 and IO1 pins for high-speed data transfer, achieving up to 208 Mbps using the BBh instruction.
Internally, it integrates a 256-byte page buffer, status register with non-volatile BP2–BP0 and TB bits for flexible hardware/software write protection, and high-voltage generators for erase/program operations. The device supports full chip, block, sector, and page-level erases, with guaranteed >100,000 program/erase cycles and >20-year data retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 M-bit (512 KB), organized as 2048 × 256-byte pages |
| Operating Voltage | 2.3 V to 3.6 V - compatible with 2.5 V, 3.0 V, and 3.3 V logic domains |
| Max Clock Frequency | 104 MHz - enables fast read throughput; 208 Mbps effective with Dual I/O |
| Erase Granularity | Uniform 4 KB sectors, 32 KB blocks, 64 KB blocks - supports fine-grained data updates |
| Write Endurance | ≥100,000 program/erase cycles - suitable for frequent firmware or configuration updates |
| Data Retention | ≥20 years at +25°C - ensures long-term reliability in industrial and automotive environments |
| Active Current | 1 mA typical at 104 MHz - low power consumption during active read/write |
| Power-down Current | <1 µA typical - enables ultra-low standby power in battery-backed systems |
Pinout & Package
W25X40CLZPIG is packaged in an 8-pad WSON 6×5 mm (package code ZP), with exposed pad for thermal dissipation and mechanical stability. Pin 1 is marked by a dot or notch; pin numbering follows standard counter-clockwise orientation from the marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CS | Chip Select Input | Active-low enable; places DO in high-impedance when deasserted; must track VCC at power-up |
| DO (IO1) | Serial Data Output / Bidirectional I/O | Unidirectional output in standard SPI; bidirectional I/O in Dual SPI modes (3Bh/BBh) |
| /WP | Write Protect Input | Hardware lock for Status Register writes when SRP=1; active-low, enables top/bottom array protection |
| GND | Ground Reference | Primary return path for all internal circuitry and I/O signals |
| DI (IO0) | Serial Data Input / Bidirectional I/O | Unidirectional input in standard SPI; bidirectional I/O in Dual SPI modes (3Bh/BBh) |
| CLK | Serial Clock Input | Edge-triggered timing source; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1) |
| /HOLD | Hold Input | Pauses ongoing SPI transaction while /CS remains low; useful for bus arbitration in multi-device systems |
| VCC | Power Supply | Single 2.3–3.6 V supply; powers core logic, charge pumps, and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Read Mode | As few as 16 clocks overhead per 24-bit address - enables efficient XIP execution without external RAM buffering |
| Dual I/O SPI Interface | Supports BBh instruction for 2× bandwidth over standard SPI - reduces firmware load time in boot-critical applications |
| Flexible Write Protection | Combines volatile WEL latch, non-volatile BP/TB bits, and /WP pin - allows hierarchical, field-updatable memory lockdown |
| Uniform Erase Architecture | 4 KB sectors + 32/64 KB blocks - eliminates need for software wear leveling in data logging or OTA update use cases |
| JEDEC ID & Unique Serial Number | 9Fh manufacturer ID, 12h device ID, and 64-bit unique ID - enables secure device authentication and BOM traceability |
| Low-Power Power-down Mode | <1 µA standby current with B9h instruction - extends battery life in always-on IoT edge nodes |
Applications
| Firmware Boot Storage | Industrial Parameter Logging |
|---|---|
|
Use Scenario: Microcontroller boots directly from flash on power-up, loading bootloader and application code into RAM. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable Continuous Read Mode and fast Dual I/O access. Use Value: Eliminates external RAM requirement for boot sequence; reduces BOM cost and board area. |
Use Scenario: PLC stores calibration coefficients, sensor thresholds, and event logs across power cycles. IC Role / Device Role / Timing Role: Parameter storage with 4 KB sector erase granularity and >100k endurance. Use Value: Enables reliable field updates without full chip erase; avoids data loss during partial rewrites. |
| Consumer Device Configuration | Automotive Diagnostic Module |
|
Use Scenario: Smart speaker retains user preferences, Wi-Fi credentials, and voice model versions. IC Role / Device Role / Timing Role: Secure configuration storage with hardware /WP and SRP-enabled status register locking. Use Value: Prevents accidental overwrite of critical settings during firmware updates or brown-out conditions. |
Use Scenario: OBD-II scanner stores DTC history, vehicle-specific diagnostic routines, and calibration data. IC Role / Device Role / Timing Role: Automotive-grade (−40°C to +85°C) non-volatile memory with JEDEC ID verification. Use Value: Ensures traceability and authenticity in safety-relevant service tools; meets AEC-Q200 ambient requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| W25Q40EWZPIG | Same 4 M-bit density and WSON-8 package, but uses newer 1.8 V / 3.3 V dual-voltage architecture and Quad SPI support (QPI/DTR). | Requires updated SPI peripheral configuration for Quad mode; not drop-in for legacy Dual I/O designs. | Select W25Q40EWZPIG only if migrating to higher bandwidth or lower voltage operation; W25X40CLZPIG remains optimal for existing 2.3–3.6 V Dual I/O systems. |
| AT25DF041A-SSH-T | 4 M-bit SPI flash in SOIC-8; supports standard SPI only (no Dual I/O); max clock 85 MHz; 2.7–3.6 V operation. | Lacks Dual I/O acceleration and 4 KB sector flexibility; no /HOLD pin; different status register layout. | Choose AT25DF041A-SSH-T only for cost-sensitive, low-bandwidth applications where pin compatibility with SOIC-8 is mandatory and Dual I/O is unused. |
Compared with W25Q40EWZPIG and AT25DF041A-SSH-T, the W25X40CLZPIG delivers optimal balance of speed (104 MHz Dual I/O), sector flexibility (4 KB), and legacy compatibility in a compact WSON package-making it ideal for established designs requiring proven reliability without architectural changes.
Availability
W25X40CLZPIG is available at Aetrix Electronics and suitable for firmware boot storage, industrial parameter logging, and consumer device configuration requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for W25X40CLZPIG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty DRAM, mobile DRAM, and serial NOR/NAND flash memory solutions.
The W25X series was designed for embedded systems requiring high-speed, low-power, and pin-efficient code and data storage-targeting applications from consumer electronics to industrial controllers where SPI interface simplicity and reliability are critical.
FAQ
What is the operating voltage range of the W25X40CLZPIG?
The W25X40CLZPIG operates from 2.3 V to 3.6 V, making it compatible with both 2.5 V and 3.3 V system rails. This single-supply range eliminates the need for level shifters in mixed-voltage designs and ensures stable performance across industrial temperature extremes (−40°C to +85°C). All timing and electrical specifications in the datasheet are validated within this voltage window, and the W25X40CLZPIG includes built-in power-on reset and write-inhibit threshold logic to prevent corruption during brown-out conditions.
Does the W25X40CLZPIG support Quad SPI (QSPI) mode?
No, the W25X40CLZPIG does not support Quad SPI mode. It supports only standard SPI (single I/O), dual-output SPI (3Bh), and dual I/O SPI (BBh). Quad SPI functionality was introduced in later Winbond families such as the W25Q series. The W25X40CLZPIG's instruction set, pinout, and status register structure are specifically optimized for dual-line operation-not four-line-and attempting QSPI commands will result in unrecognized instruction behavior.
What package type does W25X40CLZPIG use, and is it lead-free?
The W25X40CLZPIG uses an 8-pad WSON 6×5 mm package (package code ZP) with an exposed thermal pad. It is RoHS-compliant and lead-free, meeting JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) requirements. The package supports reflow soldering per IPC/JEDEC J-STD-020D, and the marking "W25X40CLZPIG" appears on the top surface along with date code and Winbond logo.
How many program/erase cycles does the W25X40CLZPIG guarantee?
The W25X40CLZPIG guarantees a minimum of 100,000 program/erase cycles per sector, with data retention exceeding 20 years at +25°C. This endurance rating applies uniformly across all 4 KB sectors and is verified under worst-case voltage and temperature conditions. The device's uniform sector architecture eliminates wear-leveling complexity in firmware, allowing direct mapping of logical data blocks to physical sectors without additional abstraction layers.
Can the W25X40CLZPIG be used for execute-in-place (XIP) operation?
Yes, the W25X40CLZPIG supports true execute-in-place (XIP) operation via its Continuous Read Mode, which requires only 16 clock cycles of instruction overhead to initiate sequential reads after a 24-bit address. This low-overhead access pattern enables microcontrollers to fetch and execute code directly from the flash without copying to RAM-reducing boot latency and eliminating external memory footprint. The mode is activated using the Fast Read Dual I/O (BBh) instruction and is fully supported across all operating voltages and temperatures.
W25X40CLZPIG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- SpiFlash®
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 800µs
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (6x5)
W25X40CLZPIG FAQ
1.How can I place an order for W25X40CLZPIG through Aetrix?
Please submit a Request for Quotation (RFQ) for W25X40CLZPIG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W25X40CLZPIG reliable?
The price and inventory of W25X40CLZPIG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W25X40CLZPIG is usually 5 days.
3.What payment methods are accepted for W25X40CLZPIG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W25X40CLZPIG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W25X40CLZPIG?
W25X40CLZPIG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W25X40CLZPIG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W25X40CLZPIG?
For technical support, including W25X40CLZPIG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W25X40CLZPIG requirements.
6.How does Aetrix verify that W25X40CLZPIG is sourced from the original manufacturer or authorized distributors?
All W25X40CLZPIG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W25X40CLZPIG meets industry standards.
7.What is the process for return or replacement of W25X40CLZPIG?
All W25X40CLZPIG units undergo pre-shipment inspection (PSI). If there is an issue with W25X40CLZPIG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W25X40CLZPIG part is unused and in its original packaging.
Return procedure for W25X40CLZPIG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W25X40CLZPIG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
