Winbond Electronics Corporation W631GG6NB-15 TR
- Part No.:
- W631GG6NB-15 TR
- Manufacturer:
- Winbond Electronics Corporation
- Category:
- Memory
- Package:
- 96-VFBGA
- Datasheet:
-
W631GG6NB-15 TR.pdf
- Description:
- IC DRAM 1GBIT SSTL 15 96VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
W631GG6NB-15 TR from Winbond is a 1Gbit (8M × 8 banks × 16-bit) DDR3 SDRAM compliant with JEDEC DDR3-1333 (9-9-9) timing, operating at 667 MHz clock frequency with 1.5V VDD/VDDQ supply, and packaged in a RoHS-compliant 96-ball VFBGA (7.5 × 13 mm, 1.0 mm height) for use in embedded computing, industrial control, and networking memory subsystems.
For engineers reviewing the W631GG6NB-15 TR datasheet, W631GG6NB-15 TR pinout, W631GG6NB-15 TR application, or W631GG6NB-15 TR equivalent, key selection considerations include its DDR3-1333 speed bin, -40°C to 95°C industrial temperature range (15I variant), support for programmable CAS Write Latency (CWL = 5–7), ZQ calibration, dynamic on-die termination (ODT), and asynchronous RESET# for robust power-up initialization.
Technical Context
This DDR3 SDRAM implements an 8-bit prefetch architecture with eight internal banks enabling concurrent access, differential CK/CK# and DQS/DQS# signaling per JEDEC SSTL_15 interface, and DLL-based alignment of data strobes to clock edges. It supports posted CAS with additive latency (AL = 0, CL−1, CL−2), auto-precharge, and burst lengths of 8 (BL8) or 4 (BC4) selectable on-the-fly.
Functional operation includes ZQ calibration using an external 240 Ω reference resistor, multi-purpose register (MPR) readout for system-level timing calibration, write leveling for DQ-DQS skew compensation, and three refresh modes: standard, self-refresh, and auto self-refresh (ASR) with extended temperature support up to 105°C in J-grade variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Gbit (8,388,608 words × 8 banks × 16 bits) |
| Data Rate | 1333 MT/s (DDR3-1333, fCK = 667 MHz) |
| Timing Specification | CL-tRCD-tRP = 9-9-9 (min 13.5 ns @ 667 MHz) |
| Supply Voltage | VDD/VDDQ = 1.5 V ± 0.075 V - defines core I/O rail tolerance for stable signal integrity |
| Operating Temperature | 0°C ≤ TCASE ≤ 95°C (standard grade); -40°C to 95°C confirmed for 15I variant |
| Package | VFBGA-96 (7.5 × 13 mm, 1.0 mm height, lead-free, RoHS) |
| Interface Standard | SSTL_15 - mandates 1.5 V terminated I/O with controlled slew rates and AC coupling compatibility |
Pinout & Package
W631GG6NB-15 TR uses a 96-ball Very Thin Fine-Pitch Ball Grid Array (VFBGA) package with 0.65 mm ball pitch, 7.5 mm × 13 mm footprint, and 1.0 mm maximum height. Ball assignment follows JEDEC-standard DDR3 SDRAM layout with dedicated VDD, VDDQ, VSS, VSSQ, address/command, data, strobe, and control balls.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | Row/column/bank address latched on rising CK edge; A12–A14 used for mode register selection |
| BA0–BA2 | Bank Address | Selects one of eight internal banks for concurrent operation |
| CK, CK# | Differential Clock | Edge-aligned command/address sampling; inputs latched at crosspoint (CK↑ / CK#↓) |
| DQ0–DQ15 | Data I/O | 16-bit bidirectional data bus synchronized to DQS/DQS#; supports BL8/BC4 bursts |
| DQS, DQS# | Differential Data Strobe | Source-synchronous strobe; center-aligned with write data, edge-aligned with read data |
| RESET# | Asynchronous Reset | Active-low signal initiating power-up initialization sequence and functional reset |
| ODT | On-Die Termination Control | Dynamic enable/disable of programmable termination (RTT_NOM, RTT_WR) on DQ/DQS/DM lines |
| ZQ | ZQ Calibration Reference | Connects to 240 Ω ±1% external resistor to ground for output driver and ODT impedance tuning |
Key Features
| Feature | Design Value |
|---|---|
| Programmable CAS Write Latency (CWL) | CWL = 5, 6, or 7 nCK - enables precise write timing alignment across frequency bins and board layouts |
| Dynamic On-Die Termination (ODT) | RTT_WR values configurable via MR2 - improves write signal integrity by enabling termination only during write cycles |
| Write Leveling Support | Hardware-assisted DQ-DQS skew calibration - reduces timing margin loss in high-speed parallel memory interfaces |
| ZQ Calibration | One-time or periodic calibration using external 240 Ω resistor - maintains 34–40 Ω output driver and ODT impedance over voltage/temperature |
| Multi-Purpose Register (MPR) | Predefined 128-bit pattern readout - provides known-good data for system-level timing margin validation and eye diagram analysis |
Applications
| Industrial PLC Memory Buffer | Network Switch Packet Buffer |
|---|---|
Use Scenario: Real-time deterministic data buffering in programmable logic controllers handling multiple I/O modules and motion control loops. IC Role / Device Role / Timing Role: Primary working memory storing runtime variables, ladder logic state, and buffered sensor/actuator data with guaranteed 9-9-9 timing at 667 MHz. Use Value: Enables consistent sub-10 ns tRCD/tRP latency and low IDD1 current (≤76 mA) for thermally constrained DIN-rail mounted enclosures. | Use Scenario: High-throughput packet buffering in Layer 2/Layer 3 Ethernet switches supporting 10/100/1000BASE-T ports. IC Role / Device Role / Timing Role: Shared buffer memory servicing multiple MAC interfaces with burst-oriented read/write traffic and strict jitter tolerance. Use Value: Delivers 1333 MT/s bandwidth with dynamic ODT and write leveling to maintain signal integrity across dense PCB routing and variable load conditions. |
| Medical Imaging Control Board | Video Surveillance DVR Memory |
Use Scenario: Image acquisition and preprocessing in portable ultrasound or X-ray control boards requiring reliable memory under extended thermal cycling. IC Role / Device Role / Timing Role: Frame buffer and firmware execution memory operating continuously at 95°C case temperature with ASR support. Use Value: Validated -40°C to 95°C operation (15I variant) and 15 mA IDD6 self-refresh current ensure uninterrupted imaging workflow during prolonged diagnostics. | Use Scenario: Multi-channel video encoding buffer in embedded DVR/NVR systems recording 4K H.265 streams from 8+ cameras. IC Role / Device Role / Timing Role: High-bandwidth temporary storage for compressed video frames prior to NAND flash write or network streaming. Use Value: 160 mA IDD4W burst write current and 2K-byte page size optimize sequential write efficiency for sustained 100+ MB/s encode throughput. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DDR3 SDRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MT41K128M16JT-125:K | 1 Gbit DDR3L (1.35 V), 1600 MT/s (11-11-11), 96-ball FBGA, -40°C to 95°C | Lower voltage, higher speed bin, different power-down behavior and refresh timing | Choose when designing for DDR3L-compatible platforms with tighter power budgets and need for >1333 MT/s headroom. |
| IS43TR16128B-15KBL | 1 Gbit DDR3, 1333 MT/s (9-9-9), 96-ball FBGA, -40°C to 95°C, same VDD/VDDQ = 1.5 V | Near-identical timing and voltage; differs in ZQ calibration procedure and MPR implementation details | Drop-in alternative where Winbond-specific features (e.g., PASR, ASR configuration) are not required. |
Compared with W631GG6NB-15 TR, the Micron MT41K128M16JT-125:K offers lower voltage operation but requires redesign of power delivery and timing margins, while the ISSI IS43TR16128B-15KBL provides direct electrical and timing equivalence with minimal firmware adaptation for mode register programming.
Availability
W631GG6NB-15 TR is available at Aetrix Electronics and suitable for industrial automation, network infrastructure, and medical electronics applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for W631GG6NB-15 TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Winbond Electronics is a Taiwan-based semiconductor company specializing in specialty memory solutions including NOR/NAND Flash, SRAM, and DRAM products for industrial, automotive, and communications markets.
The W631GG6NB series belongs to Winbond's industrial-grade DDR3 SDRAM product line, designed specifically for applications demanding extended temperature operation, robust power-up initialization, and JEDEC-compliant signal integrity in space-constrained embedded systems.
FAQ
What is the maximum clock frequency supported by the W631GG6NB-15 TR?
The W631GG6NB-15 TR supports a maximum clock frequency of 667 MHz, corresponding to a data rate of 1333 MT/s (DDR3-1333). This is defined by its speed grade suffix "-15", which specifies CL-tRCD-tRP = 9-9-9 timing at 667 MHz. The device does not support higher-frequency operation such as DDR3-1600 or DDR3-1866 without violating JEDEC timing specifications.
Does the W631GG6NB-15 TR support extended temperature operation?
Yes, the W631GG6NB-15 TR is rated for 0°C ≤ TCASE ≤ 95°C. Its industrial-grade variant W631GG6NB15I extends operation to -40°C ≤ TCASE ≤ 95°C and supports Auto Self-Refresh (ASR) for reliable retention at elevated temperatures. The "-15" suffix itself denotes the standard commercial/industrial temperature grade, not the extended 105°C "J" variant.
How is on-die termination configured on the W631GG6NB-15 TR?
On-die termination (ODT) on the W631GG6NB-15 TR is configured via Mode Registers MR1 and MR2. MR1 sets static termination values (RTT_NOM), while MR2 controls dynamic ODT (RTT_WR) during write operations. Termination resistances include 75 Ω, 150 Ω, and 50 Ω options, selected using ODT pin assertion and mode register writes - all fully compatible with JEDEC DDR3 standards.
What is the purpose of the ZQ pin on the W631GG6NB-15 TR?
The ZQ pin on the W631GG6NB-15 TR connects to an external 240 Ω ±1% precision resistor to ground and enables factory and runtime calibration of output driver strength and on-die termination impedance. This ensures stable 34–40 Ω impedance across voltage and temperature variations, directly supporting signal integrity requirements for DDR3-1333 operation at 667 MHz.
Can the W631GG6NB-15 TR be used in place of a DDR3L part?
No, the W631GG6NB-15 TR is a standard DDR3 part requiring 1.5 V ±0.075 V for both VDD and VDDQ, and is not backward compatible with DDR3L (1.35 V) systems. Substituting it into a DDR3L design would exceed absolute maximum ratings for VDDQ and risk permanent damage. Always verify supply voltage compliance before replacement - W631GG6NB-15 TR must be used only in 1.5 V DDR3-compatible platforms.
W631GG6NB-15 TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Winbond Electronics Corporation
- Series:
- -
- Package/Case:
- 96-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Volatile
- Memory Format:
- DRAM
- Technology:
- SDRAM - DDR3
- Memory Size:
- 1Gbit
- Memory Organization:
- 64M x 16
- Memory Interface:
- SSTL_15
- Clock Frequency:
- 667 MHz
- Write Cycle Time - Word, Page:
- 15ns
- Access Time:
- 20 ns
- Voltage - Supply:
- 1.425V ~ 1.575V
- Operating Temperature:
- 0°C ~ 95°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 96-VFBGA (7.5x13)
W631GG6NB-15 TR FAQ
1.How can I place an order for W631GG6NB-15 TR through Aetrix?
Please submit a Request for Quotation (RFQ) for W631GG6NB-15 TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for W631GG6NB-15 TR reliable?
The price and inventory of W631GG6NB-15 TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for W631GG6NB-15 TR is usually 5 days.
3.What payment methods are accepted for W631GG6NB-15 TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for W631GG6NB-15 TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for W631GG6NB-15 TR?
W631GG6NB-15 TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your W631GG6NB-15 TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for W631GG6NB-15 TR?
For technical support, including W631GG6NB-15 TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your W631GG6NB-15 TR requirements.
6.How does Aetrix verify that W631GG6NB-15 TR is sourced from the original manufacturer or authorized distributors?
All W631GG6NB-15 TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that W631GG6NB-15 TR meets industry standards.
7.What is the process for return or replacement of W631GG6NB-15 TR?
All W631GG6NB-15 TR units undergo pre-shipment inspection (PSI). If there is an issue with W631GG6NB-15 TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The W631GG6NB-15 TR part is unused and in its original packaging.
Return procedure for W631GG6NB-15 TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
W631GG6NB-15 TR Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
