My Inquiry
My Account
Renesas X28HC256J-90
- Part No.:
- X28HC256J-90
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
X28HC256J-90.pdf
- Description:
- IC EEPROM 256KBIT PAR 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,681
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X28HC256J-90 from Intersil is a 256 kbit (32k × 8), 5V-only, byte-alterable CMOS EEPROM with 90 ns access time, fabricated using textured poly floating gate technology. It supports 128-byte page writes (≤0.8 s full rewrite), DATA and Toggle bit polling for early write completion detection, and JEDEC-standard software data protection. It is used in industrial control systems for nonvolatile parameter storage requiring high reliability and zero external high-voltage programming.
For engineers reviewing the X28HC256J-90 datasheet, X28HC256J-90 pinout, X28HC256J-90 application, or X28HC256J-90 equivalent, key selection criteria include 90 ns read timing, 32-lead PLCC RoHS-compliant packaging, 100,000 write endurance, 100-year data retention, and compatibility with 5V TTL/CMOS bus interfaces in legacy embedded systems.
Technical Context
The X28HC256J-90 implements a two-line control architecture (CE/OE for reads; CE/WE for writes) to eliminate bus contention in multi-device memory arrays. Its Direct Write™ cell structure enables self-timed, no-erase-before-write operation with no over-erase risk.
It features dual write status reporting via I/O7 (DATA polling) and I/O6 (Toggle bit), both usable during active internal programming. Software data protection is nonvolatile and activated via a three-byte address sequence (5555H/2AAAH/5555H), remaining enabled until explicitly reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 256 kbit (32,768 × 8-bit words) - provides sufficient space for firmware configuration tables and calibration data in industrial controllers. |
| Access time | 90 ns - ensures compatibility with 10 MHz system buses without wait states in commercial-temperature designs. |
| Write endurance | 100,000 cycles per byte - supports frequent field-updatable parameters in programmable logic controllers (PLCs). |
| Data retention | 100 years at +25°C - guarantees long-term integrity of stored device IDs, calibration coefficients, and security keys. |
| Supply voltage | 5 V ±10% - operates directly from standard logic rails without auxiliary regulators or charge pumps. |
| Operating temperature | 0°C to +70°C - qualified for commercial-grade applications including test equipment and office automation. |
| Page write size | 128 bytes - reduces total write time by >95% vs. byte-by-byte writes when updating contiguous configuration blocks. |
Pinout & Package
Package: 32-lead PLCC (RoHS compliant), JEDEC MS-016AE, body size 12.32 mm × 14.86 mm × 3.18 mm (N32.45x55).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address inputs | 15-bit address bus selecting one of 32,768 memory locations; compatible with standard microcontroller address decoding. |
| I/O0–I/O7 | Bidirectional data bus | 8-bit parallel interface supporting both read and write operations; high-impedance when CE or OE is HIGH to prevent bus contention. |
| CE | Chip Enable | Active-low primary device select; must be LOW to enable any read/write; controls power-down mode when HIGH (ISB2 = 500 µA). |
| OE | Output Enable | Active-low output buffer control; used with CE to initiate reads; HIGH during writes to disable outputs and avoid conflicts. |
| WE | Write Enable | Active-low write strobe; latches data on rising edge (with CE); enables byte or page write initiation without external timing logic. |
| VCC | Power supply | +5 V supply input; decoupling requires 0.1 µF ceramic capacitor per device to suppress transient current spikes during CE activation. |
| VSS | Ground | Reference ground for all signals and internal circuitry; must be low-impedance connection to minimize noise coupling into EEPROM array. |
| NC | No connect | Pins 1, 12, 17, 26 are unconnected internally; must remain unconnected on PCB to avoid parasitic coupling or mechanical stress. |
Key Features
| Feature | Design Value |
|---|---|
| Direct Write™ cell technology | Enables reliable 5V-only programming without external high-voltage generators or complex erase algorithms. |
| 128-byte page write capability | Reduces typical full-memory rewrite time to under 0.8 seconds, critical for fast factory calibration and firmware patching. |
| DATA polling (I/O7) | Allows host CPU to poll single bit instead of managing interrupts or timers, simplifying firmware for resource-constrained MCUs. |
| Toggle bit polling (I/O6) | Eliminates need to store last written address/data, enabling efficient multi-device array updates without additional RAM overhead. |
| JEDEC software data protection | Nonvolatile lock activated via 3-byte sequence; prevents accidental writes during power transitions without external hardware. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Retention |
|---|---|
|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and user-defined alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed during boot and runtime via 8-bit parallel bus at ≤10 MHz. Use Value: 100,000 write cycles support daily field recalibration; 90 ns access avoids CPU wait states; RoHS compliance meets EU medical directives. |
Use Scenario: Preserving sensor offset/gain coefficients, patient-specific therapy settings, and regulatory audit logs in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with software protection enabled to prevent unauthorized runtime modification. Use Value: 100-year data retention ensures lifetime validity of calibration data; page write enables rapid re-calibration after sensor replacement. |
| Test Equipment Firmware Patching | Avionics System Bootloader Parameters |
|
Use Scenario: Field-updating instrument firmware checksums, self-test routines, and calibration date stamps in automated test systems. IC Role / Device Role / Timing Role: Read/write memory mapped into microcontroller address space for direct execution and modification. Use Value: 128-byte page write cuts patch application time from seconds to sub-100 ms; DATA polling eliminates fixed delay loops in update routines. |
Use Scenario: Holding bootloader configuration flags, secure boot keys, and hardware revision identifiers in DO-254-compliant avionics modules. IC Role / Device Role / Timing Role: Trusted configuration store initialized at power-on reset and validated before loading application code. Use Value: Hardware-level write inhibit (VCC sense + CE/OE/WE control) prevents corruption during brown-out conditions; RoHS package meets aerospace material requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15PU | 150 ns access time; 28-pin PDIP; 100,000 write cycles; same 32k×8 organization and 5V operation. | Slower timing limits use in high-speed bus systems; through-hole package suits prototyping but not high-density SMT production. | Select when board layout uses legacy DIP footprints or when 150 ns timing suffices for target MCU clock speed. |
| M95256-DW DW | Serial SPI interface; 5 MHz max clock; 8-pin SO8; 400 kHz I²C-compatible mode; 100,000 cycles. | Requires serial protocol stack and GPIO bit-banging; lower pin count saves board space but increases firmware complexity. | Select when system already uses SPI peripherals and board area is constrained; not suitable for parallel bus migration. |
Compared with AT28C256-15PU and M95256-DW DW, the X28HC256J-90 delivers faster 90 ns parallel access and 32-lead PLCC packaging optimized for high-reliability industrial PCBs, while maintaining identical endurance and retention specs - making it ideal for upgrading legacy 5V systems without redesigning timing-critical data paths.
Availability
X28HC256J-90 is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and automated test instrumentation requiring stable component supply across extended product lifecycles.
Supply support for X28HC256J-90 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, serving industrial, infrastructure, and high-end consumer markets with high-reliability semiconductor products.
The X28HC256J-90 belongs to Intersil's second-generation CMOS EEPROM product line, designed specifically for robust, 5V-only nonvolatile storage in mission-critical embedded systems where data integrity and long-term retention are mandatory.
FAQ
What is the maximum operating temperature range for the X28HC256J-90?
The X28HC256J-90 is specified for commercial operation from 0°C to +70°C. This temperature grade is confirmed in the Ordering Information table on page 2 of FN8108 Rev 5.00, where "X28HC256JZ-90" is explicitly listed with "0 to +70°C" under Temperature Range. Industrial variants (e.g., X28HC256JI-90) extend to –40°C to +85°C, but the J-90 suffix denotes the commercial version. The X28HC256J-90 must not be operated outside this range to guarantee parametric compliance.
Does the X28HC256J-90 require external high-voltage circuitry for programming?
No, the X28HC256J-90 operates with a single 5V supply and requires no external high-voltage circuitry. Its Direct Write™ cell technology and textured poly floating gate process enable full byte and page programming using only VCC = 5V ±10%. This is explicitly stated in the datasheet introduction: "No external high voltages or VP-P control circuits" and "Self timed" - eliminating charge pumps, voltage doublers, or dedicated programming hardware required by older EEPROM families.
How does software data protection work on the X28HC256J-90?
Software data protection on the X28HC256J-90 is activated by writing three specific values to three addresses: 0x5555 (data 0xAA), 0x2AAA (data 0x55), then 0x5555 (data 0xA0). Once set, the device remains write-protected across power cycles until the six-step reset sequence is executed. The feature is nonvolatile and shipped disabled from Intersil, as confirmed on page 12 of FN8108 Rev 5.00 under "Software Data Protection".
What is the purpose of the NC pins on the X28HC256J-90 PLCC package?
The X28HC256J-90 PLCC package has four NC (No Connect) pins: 1, 12, 17, and 26. These pins are not bonded internally and serve no electrical function. Per the Pin Descriptions table on page 3 of FN8108 Rev 5.00, they must remain unconnected on the PCB to prevent mechanical stress, parasitic capacitance, or unintended coupling that could affect signal integrity on adjacent I/O or control lines.
Can the X28HC256J-90 be used in a system with mixed 3.3V and 5V logic?
The X28HC256J-90 is a 5V-only device with TTL/CMOS-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), but its outputs swing to VOH ≥ 2.4 V (IOH = –4 mA) and VOL ≤ 0.4 V (IOL = 6 mA). While 3.3V systems may recognize these levels, the device itself requires VCC = 5V ±10% and is not 3.3V tolerant. Driving its inputs from 3.3V logic is acceptable per VIH min; however, connecting its 5V outputs directly to 3.3V-only inputs risks damage unless level-shifting is implemented.
X28HC256J-90 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
X28HC256J-90 FAQ
1.How can I place an order for X28HC256J-90 through Aetrix?
Please submit a Request for Quotation (RFQ) for X28HC256J-90 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X28HC256J-90 reliable?
The price and inventory of X28HC256J-90 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X28HC256J-90 is usually 5 days.
3.What payment methods are accepted for X28HC256J-90?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X28HC256J-90 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X28HC256J-90?
X28HC256J-90 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X28HC256J-90 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X28HC256J-90?
For technical support, including X28HC256J-90 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X28HC256J-90 requirements.
6.How does Aetrix verify that X28HC256J-90 is sourced from the original manufacturer or authorized distributors?
All X28HC256J-90 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X28HC256J-90 meets industry standards.
7.What is the process for return or replacement of X28HC256J-90?
All X28HC256J-90 units undergo pre-shipment inspection (PSI). If there is an issue with X28HC256J-90, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X28HC256J-90 part is unused and in its original packaging.
Return procedure for X28HC256J-90:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X28HC256J-90 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
