My Inquiry
My Account
Renesas X28HC256JZ-90
- Part No.:
- X28HC256JZ-90
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
X28HC256JZ-90.pdf
- Description:
- IC EEPROM 256KBIT PAR 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X28HC256JZ-90 from Intersil is a 256 kbit (32k × 8), 5V-only, byte-alterable CMOS EEPROM with 90 ns access time, fabricated using textured poly floating gate technology. It supports 128-byte page writes (≤0.8 s full rewrite), DATA and Toggle bit polling for early write completion detection, and JEDEC-standard software data protection. It is used in industrial control systems for nonvolatile parameter storage requiring high reliability and zero external high-voltage programming.
For engineers reviewing the X28HC256JZ-90 datasheet, X28HC256JZ-90 pinout, X28HC256JZ-90 application, or X28HC256JZ-90 equivalent, this page delivers verified electrical specs, PLCC-32 package details, endurance (100,000 cycles), data retention (100 years), and real-world timing behavior under 5V operation - all confirmed from FN8108 Rev 5.00.
Technical Context
The X28HC256JZ-90 implements a two-line control architecture (CE/OE for reads; CE/WE for writes) to eliminate bus contention in multi-device memory arrays. Its Direct Write™ cell enables self-timed, no-erase-before-write operation with single 5V supply - no VP-P circuits or complex algorithms required.
It features dual write-status signaling: I/O7 DATA polling (complement read during programming) and I/O6 Toggle bit (state alternation until write completion). Both methods operate within standard read cycle timing and require no additional hardware or interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 256 kbit (32,768 × 8 bits); supports byte-level random access and 128-byte page writes. |
| Access time | 90 ns maximum; defines minimum read cycle time (tRC) and address-to-data delay (tAA) at VCC = 5V ±10%. |
| Endurance | 100,000 write/erase cycles per byte; validated across commercial temperature range (0°C to +70°C). |
| Data retention | 100 years at +25°C; inherent nonvolatility maintained without power or refresh. |
| Supply voltage | 5V ±10%; operates reliably from 4.5V to 5.5V - compatible with legacy 5V TTL/CMOS logic families. |
| Active current | 60 mA typical (ICC); measured with CE/OE low, WE high, all I/Os open, f = 10 MHz. |
| Standby current | 500 µA maximum (ISB2, CMOS inputs); enables low-power hold mode during system idle. |
Pinout & Package
Package: 32-lead Plastic Leaded Chip Carrier (PLCC), RoHS-compliant, JEDEC MS-016AE (N32.45x55), body size 12.5 mm × 12.5 mm × 3.5 mm, lead pitch 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address inputs | 15-bit address bus selecting one of 32,768 bytes; A7–A14 define page address during 128-byte writes. |
| I/O0–I/O7 | Bidirectional data bus | 8-bit parallel interface for read/write; I/O6 = Toggle bit, I/O7 = DATA polling status indicator. |
| CE | Chip Enable | Active-low primary device select; must be LOW to enable read/write; HIGH forces high-Z output and standby current. |
| OE | Output Enable | Active-low read control; used with CE to initiate reads; HIGH disables output drivers during writes. |
| WE | Write Enable | Active-low write control; latches address/data on falling edge; rising edge triggers internal programming. |
| VCC | Power supply | +5V supply input; supports 5V-only operation with no auxiliary voltages required. |
| VSS | Ground | Reference ground for all signals and internal circuitry; decoupling capacitor (0.1 µF ceramic) required per device. |
| NC | No Connect | Pins 1, 12, 17, 26 are unconnected; must remain floating - no routing or termination allowed. |
Key Features
| Feature | Design Value |
|---|---|
| Direct Write™ cell architecture | Enables true 5V-only operation with no erase-before-write, no over-erase risk, and no external high-voltage generators. |
| 128-byte page write capability | Reduces full-memory rewrite time to ≤0.8 s by buffering up to 128 consecutive bytes before initiating internal programming. |
| DATA polling (I/O7) | Allows host CPU to poll single bit (I/O7 complement) instead of waiting fixed tWC (5 ms max), cutting average write latency by ~50%. |
| Toggle bit polling (I/O6) | Eliminates need to store last address/data for polling - host reads any location and monitors I/O6 toggling state to detect completion. |
| JEDEC software data protection | Nonvolatile lock activated via 3-byte sequence (AAh/55h/A0h); prevents inadvertent writes during power-up/down without external circuitry. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Retention |
|---|---|
Use Scenario: Storing user-configurable I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers operating continuously in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed during boot and runtime updates; 90 ns access ensures minimal scan-time impact. Use Value: 100,000-cycle endurance supports decades of field reconfiguration; 100-year data retention eliminates battery-backed SRAM maintenance. |
Use Scenario: Holding factory-calibrated sensor offsets, gain coefficients, and safety-critical operational limits in portable diagnostic equipment with infrequent firmware updates. IC Role / Device Role / Timing Role: Secure, tamper-resistant calibration vault; software protection prevents accidental overwrite during USB-based firmware upgrades. Use Value: Page write reduces calibration update time from seconds to sub-second; Toggle bit polling simplifies embedded firmware implementation. |
| Telecom Line Card Bootloader Parameters | Automotive Body Control Module Settings |
Use Scenario: Storing bootloader version, network MAC address, and fail-safe default settings on carrier-grade line cards deployed in central offices with strict uptime requirements. IC Role / Device Role / Timing Role: Critical startup configuration store; CE/OE dual-control prevents bus contention when sharing data bus with flash and RAM. Use Value: 5V compatibility matches legacy telecom power rails; RoHS-compliant PLCC withstands wave-solder reflow per TB493. |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door-lock configurations in automotive BCMs where EEPROM must survive 15-year vehicle lifecycle. IC Role / Device Role / Timing Role: Automotive-grade nonvolatile scratchpad; operates across 0°C to +70°C ambient with stable 5V supply from vehicle regulator. Use Value: Hardware VCC sense (3.5V threshold) blocks writes during brown-out; 500 µA standby current minimizes parasitic drain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15PU | 150 ns access time; PDIP-28 package; 100,000-cycle endurance; same 32k×8 organization and 5V supply. | Slower timing limits use in high-speed control loops; through-hole PDIP suits legacy prototyping but not surface-mount production. | Select when board layout uses 28-pin DIP footprints and 150 ns access suffices; verify software polling compatibility. |
| M95256-DW | Serial SPI interface (not parallel); 5V-compatible; 10 MHz clock; 400 kHz I²C option; 100,000-cycle endurance. | Requires serial peripheral interface and driver code; eliminates 24+ address/data pins but adds protocol overhead. | Select for space-constrained designs where pin count reduction outweighs parallel bus speed; confirm timing budget allows SPI transaction latency. |
Compared with AT28C256-15PU and M95256-DW, the X28HC256JZ-90 delivers fastest parallel access (90 ns), PLCC-32 surface-mount compatibility, and proven robustness in industrial memory arrays - making it optimal for 5V systems demanding deterministic timing and high write-cycle resilience.
Availability
X28HC256JZ-90 is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, telecom infrastructure modules, and automotive body electronics requiring stable component supply across extended product lifecycles.
Supply support for X28HC256JZ-90 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, serving industrial, infrastructure, and high-end consumer markets with high-reliability semiconductor products.
The X28HC256 series was designed as a second-generation 5V-only EEPROM family targeting cost-sensitive, high-volume applications needing robust nonvolatile storage without external programming voltages - especially in programmable controllers and instrumentation.
FAQ
What is the maximum operating temperature range for the X28HC256JZ-90?
The X28HC256JZ-90 is rated for commercial temperature operation from 0°C to +70°C. This is explicitly specified in the Ordering Information table on page 2 of FN8108 Rev 5.00, and distinguishes it from industrial-grade variants like X28HC256JI-90 (-40°C to +85°C). The device's thermal specifications, including temperature under bias (-10°C to +85°C), are consistent with this range.
Does the X28HC256JZ-90 require an external high-voltage supply for programming?
No, the X28HC256JZ-90 operates with a single 5V supply only. Its Direct Write™ cell architecture and textured poly floating gate technology eliminate the need for external high-voltage generators, VP-P control circuits, or complex programming algorithms - all write operations are self-timed and fully compliant with JEDEC standards using only VCC = 5V ±10%.
How does the page write function work in the X28HC256JZ-90?
The X28HC256JZ-90 supports 128-byte page writes: after the first byte load, the host may issue up to 127 additional byte writes within 100 µs of each preceding WE pulse. Address bits A7–A14 must remain constant across all writes in the page. Once the page load completes, the internal programming cycle begins automatically, typically finishing in ≤0.8 s for the full 32k bytes.
What are the two methods for detecting write completion in the X28HC256JZ-90?
The X28HC256JZ-90 provides DATA polling on I/O7 (complement read during programming) and Toggle bit polling on I/O6 (state alternation until completion). Both methods operate within standard read cycle timing, require no additional hardware, and allow the host to avoid fixed 5 ms wait states - significantly improving effective write throughput.
Is the X28HC256JZ-90 RoHS compliant?
Yes, the X28HC256JZ-90 is RoHS compliant. Its ordering information explicitly states "32 Ld PLCC (RoHS Compliant)" and "e3 termination finish" (100% matte tin plate plus anneal), meeting IPC/JEDEC J-STD-020 reflow requirements. This is confirmed in Notes 3 and the Package column on page 2 of FN8108 Rev 5.00.
X28HC256JZ-90 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- -
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
X28HC256JZ-90 FAQ
1.How can I place an order for X28HC256JZ-90 through Aetrix?
Please submit a Request for Quotation (RFQ) for X28HC256JZ-90 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X28HC256JZ-90 reliable?
The price and inventory of X28HC256JZ-90 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X28HC256JZ-90 is usually 5 days.
3.What payment methods are accepted for X28HC256JZ-90?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X28HC256JZ-90 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X28HC256JZ-90?
X28HC256JZ-90 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X28HC256JZ-90 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X28HC256JZ-90?
For technical support, including X28HC256JZ-90 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X28HC256JZ-90 requirements.
6.How does Aetrix verify that X28HC256JZ-90 is sourced from the original manufacturer or authorized distributors?
All X28HC256JZ-90 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X28HC256JZ-90 meets industry standards.
7.What is the process for return or replacement of X28HC256JZ-90?
All X28HC256JZ-90 units undergo pre-shipment inspection (PSI). If there is an issue with X28HC256JZ-90, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X28HC256JZ-90 part is unused and in its original packaging.
Return procedure for X28HC256JZ-90:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X28HC256JZ-90 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
