Renesas X28HC256PIZ-90
- Part No.:
- X28HC256PIZ-90
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
X28HC256PIZ-90.pdf
- Description:
- IC EEPROM 256KBIT PARALLEL 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,361
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X28HC256PIZ-90 from Intersil is a 256 kbit (32k × 8), 5V-only, byte-alterable EEPROM in 28-pin PDIP package, featuring 90 ns access time, -40°C to +85°C industrial temperature range, and RoHS-compliant construction. It delivers high-reliability nonvolatile storage for firmware configuration, calibration data, and system parameter retention in embedded controllers and industrial PLCs.
For engineers reviewing the X28HC256PIZ-90 datasheet, X28HC256PIZ-90 pinout, X28HC256PIZ-90 application, or X28HC256PIZ-90 equivalent, key selection considerations include its 100,000 write-cycle endurance, 100-year data retention, page-write capability (128-byte bursts), DATA/Toggle-bit polling support, and JEDEC software data protection compliance.
Technical Context
The X28HC256PIZ-90 implements a CMOS-based Direct Write™ floating-gate EEPROM cell architecture with textured poly technology, enabling single 5V supply operation without external high-voltage programming circuits. Its control logic supports dual-line chip enable (CE) and output enable (OE) for bus contention avoidance in multi-device memory arrays.
It features two independent early-write-detection mechanisms: DATA polling on I/O7 (complement read during programming) and Toggle-bit polling on I/O6 (state alternation until completion). Page write mode allows up to 128 consecutive bytes to be loaded before internal auto-programming begins, with ≤100 µs inter-byte timing window.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 256 kbit (32,768 × 8 bits); supports full byte-addressable read/write without block erase. |
| Access time | 90 ns maximum; enables direct interface with 10 MHz microcontrollers without wait states. |
| Endurance | 100,000 write cycles per byte; validated for long-term field deployment in infrequently updated configuration storage. |
| Data retention | 100 years at +25°C; ensures firmware or calibration data integrity across product lifecycle without refresh. |
| Supply voltage | 5 V ±10%; compatible with legacy 5V TTL/CMOS systems and eliminates need for auxiliary voltage rails. |
| Operating temperature | -40°C to +85°C; qualified for industrial environments including factory automation and outdoor metering. |
| Write method | Self-timed byte/page write; no external timing control required-internal state machine manages programming pulse duration. |
Pinout & Package
Package: 28-pin Plastic Dual In-line Package (PDIP), RoHS-compliant, 0.6-inch width, E28.6 drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address inputs | 15-bit address bus selecting one of 32,768 bytes; A7–A14 define page boundaries for 128-byte page writes. |
| I/O0–I/O7 | Bidirectional data bus | 8-bit parallel interface; carries both input data during write and output data during read; supports status bit polling on I/O6/I/O7. |
| CE | Chip Enable | Active-low primary device select; must be LOW to enable read/write; HIGH places device in low-power standby (500 µA). |
| OE | Output Enable | Active-low output control; used with CE to initiate reads; HIGH disables outputs to prevent bus contention. |
| WE | Write Enable | Active-low write control; falling edge latches data; rising edge triggers internal programming cycle initiation. |
| VCC | Power supply | +5 V supply pin; requires local 0.1 µF ceramic decoupling per device to suppress transient current spikes. |
| VSS | Ground | Reference ground for all signals and power; must be connected directly to system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Page write capability | 128-byte burst load reduces total write time to ~0.8 s for full memory rewrite vs. >30 s for byte-by-byte. |
| Early write detection | DATA polling (I/O7) and Toggle-bit polling (I/O6) eliminate fixed delays and enable deterministic software timing. |
| Software data protection | JEDEC-standard 3-byte unlock sequence prevents accidental writes during power-up/down without external hardware. |
| Direct Write™ cell | Textured poly floating gate ensures 100,000-cycle endurance and 100-year retention without over-erase degradation. |
| Two-line control architecture | Independent CE and OE pins allow hierarchical memory mapping and zero-bus-contention read/write arbitration. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Retention |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in harsh factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent parameter storage between power cycles and firmware updates. Use Value: 100,000 write cycles and -40°C to +85°C rating ensure reliable operation across 10+ years of daily reconfiguration events. | Use Scenario: Holding sensor calibration coefficients, patient history flags, and safety-critical settings in portable diagnostic equipment requiring FDA-compliant data integrity. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with software lockout preventing unintended modification during battery-backed operation. Use Value: JEDEC software data protection and 100-year retention guarantee regulatory compliance for lifetime device traceability. |
| Telecom Base Station Firmware Backup | Automotive Body Control Module Settings |
Use Scenario: Backing up boot loader configuration, RF channel tables, and encryption keys in cellular infrastructure equipment subject to frequent remote updates. IC Role / Device Role / Timing Role: High-speed (90 ns) shadow memory enabling fast recovery after watchdog resets or brownout events. Use Value: 90 ns access time and page write reduce firmware restore latency by >70% compared to serial EEPROM alternatives. | Use Scenario: Storing seat/mirror position presets, lighting profiles, and CAN node configuration in automotive body control units exposed to thermal cycling. IC Role / Device Role / Timing Role: Automotive-grade nonvolatile scratchpad supporting EEPROM emulation via byte-alterable writes without block management overhead. Use Value: Industrial temperature range and 5V compatibility simplify integration into legacy 5V automotive power domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C256-15PU | 150 ns access time; same 28-pin PDIP, 5V, 256 kbit capacity; 100,000 cycles, 100-year retention. | Lacks Toggle-bit polling; uses only DATA polling; no software data protection algorithm. | Select when lower cost is prioritized and system software can accommodate longer fixed write timeouts. |
| MX28LV256APCI-12 | 120 ns access time; 3.3V/5V dual-supply; 28-pin PDIP; identical 256 kbit organization and page-write capability. | Requires VCC sense circuitry for 5V operation; different software unlock sequence; not RoHS-compliant in legacy variants. | Choose for mixed-voltage designs where 3.3V compatibility is needed alongside 5V legacy support. |
Compared with AT28C256-15PU and MX28LV256APCI-12, the X28HC256PIZ-90 provides faster 90 ns access, integrated Toggle-bit polling for tighter timing control, and JEDEC-standard software protection-making it optimal for real-time industrial systems requiring deterministic write completion and robust power-cycle immunity.
Availability
X28HC256PIZ-90 is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, telecom base station firmware backup, and automotive body control modules requiring stable component supply across extended product lifecycles.
Supply support for X28HC256PIZ-90 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leading provider of precision analog and power management solutions, serving industrial, infrastructure, and high-end consumer markets with high-reliability semiconductor products.
The X28HC256 product line was designed specifically for robust, 5V-compatible nonvolatile storage in mission-critical embedded systems where long-term data integrity, deterministic write timing, and industrial temperature operation are mandatory.
FAQ
What is the maximum operating temperature range for the X28HC256PIZ-90?
The X28HC256PIZ-90 is rated for industrial operation from -40°C to +85°C. This specification is explicitly confirmed in the Ordering Information table on page 2 of FN8108 Rev 5.00, where "X28HC256PIZ-90" is listed with "-40 to +85" under Temperature Range. The device maintains full functionality-including 90 ns access time and valid write timing-across this entire range.
Does the X28HC256PIZ-90 require external high-voltage programming circuitry?
No, the X28HC256PIZ-90 operates from a single 5V supply and requires no external high-voltage programming circuitry. As stated on page 1 of FN8108 Rev 5.00, it is a "5V only nonvolatile memory" with "no external high voltages or VP-P control circuits." Its Direct Write™ cell technology enables self-timed internal programming using only VCC.
How does the page write function work on the X28HC256PIZ-90?
The X28HC256PIZ-90 supports 128-byte page writes: up to 128 consecutive bytes can be loaded within ≤100 µs intervals before the internal programming cycle starts. Per page 10 of FN8108 Rev 5.00, A7–A14 must remain constant during the sequence, and the full 256 kbit memory can be rewritten in typically 0.8 seconds-significantly faster than sequential byte writes.
What are the two methods of early write detection supported by the X28HC256PIZ-90?
The X28HC256PIZ-90 supports DATA polling on I/O7 and Toggle-bit polling on I/O6, as detailed on pages 1 and 10 of FN8108 Rev 5.00. During programming, I/O7 returns the complement of the last written byte; I/O6 toggles state on successive reads. Both methods eliminate fixed delay loops and enable precise software synchronization with write completion.
Is the X28HC256PIZ-90 RoHS compliant and what package type does it use?
Yes, the X28HC256PIZ-90 is RoHS compliant and uses a 28-pin Plastic Dual In-line Package (PDIP), as confirmed in the Ordering Information table (page 2) and Pin Configurations diagram (page 3) of FN8108 Rev 5.00. The "Z" suffix denotes RoHS-compliant packaging, and the "PI" prefix specifies the PDIP variant with industrial temperature grade.
X28HC256PIZ-90 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
X28HC256PIZ-90 FAQ
1.How can I place an order for X28HC256PIZ-90 through Aetrix?
Please submit a Request for Quotation (RFQ) for X28HC256PIZ-90 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X28HC256PIZ-90 reliable?
The price and inventory of X28HC256PIZ-90 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X28HC256PIZ-90 is usually 5 days.
3.What payment methods are accepted for X28HC256PIZ-90?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X28HC256PIZ-90 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X28HC256PIZ-90?
X28HC256PIZ-90 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X28HC256PIZ-90 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X28HC256PIZ-90?
For technical support, including X28HC256PIZ-90 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X28HC256PIZ-90 requirements.
6.How does Aetrix verify that X28HC256PIZ-90 is sourced from the original manufacturer or authorized distributors?
All X28HC256PIZ-90 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X28HC256PIZ-90 meets industry standards.
7.What is the process for return or replacement of X28HC256PIZ-90?
All X28HC256PIZ-90 units undergo pre-shipment inspection (PSI). If there is an issue with X28HC256PIZ-90, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X28HC256PIZ-90 part is unused and in its original packaging.
Return procedure for X28HC256PIZ-90:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X28HC256PIZ-90 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

