Renesas X28HC64PZ-90
- Part No.:
- X28HC64PZ-90
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
X28HC64PZ-90.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,514
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X28HC64PZ-90 from Intersil is a 64 kbit (8k × 8), 5V-only, byte-alterable EEPROM in 28-pin PDIP package, featuring 90 ns access time, 2 ms typical byte/page write cycle, 100,000 write endurance, and 100-year data retention - used for nonvolatile configuration storage in industrial control panels and legacy embedded systems requiring simple, single-supply memory updates.
For engineers reviewing the X28HC64PZ-90 datasheet, X28HC64PZ-90 pinout, X28HC64PZ-90 application, or X28HC64PZ-90 equivalent, this page delivers verified JEDEC-compliant pin mapping, real-world endurance and timing specs, software/hardware data protection implementation details, and validated drop-in alternatives for legacy system maintenance and BOM continuity planning.
Technical Context
The X28HC64PZ-90 implements a self-timed, single 5V supply EEPROM architecture with dual-line control (CE/OE/WE) to eliminate bus contention. It supports both byte and 64-byte page writes without prior erase, using internal charge-pump programming and automatic completion detection via DATA Polling (I/O7) or Toggle Bit (I/O6).
Its JEDEC-approved 28-pin PDIP pinout matches industry-standard SRAM layouts, enabling direct replacement in existing 8-bit microcontroller address/data bus interfaces. Hardware write protection is enforced by VCC sense (inhibit below ~3V) and signal-level gating (OE low, WE high, or CE high), while optional nonvolatile software protection requires a 3-byte unlock sequence before each write window.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 kbit (8,192 × 8 bits) - supports full system configuration storage for 8-bit MCU-based controllers. |
| Access Time | 90 ns - meets timing requirements for 10 MHz Z80, 8051, and 68000-based systems with no wait states. |
| Write Cycle Time | 2 ms typical (byte or page) - enables fast field firmware patching without external high-voltage circuitry. |
| Endurance | 100,000 write cycles - sufficient for >10 years of daily calibration or log updates in industrial sensors. |
| Data Retention | 100 years at +25°C - ensures long-term reliability in unattended equipment like utility meters and HVAC controllers. |
| Supply Voltage | 5 V ±10% - operates directly from standard logic rail without regulation or level-shifting. |
| Standby Current | 200 µA max - minimizes power draw in battery-backed or energy-sensitive applications. |
Pinout & Package
Package: 28-pin Plastic Dual In-line Package (PDIP), RoHS-compliant, through-hole mount, E28.6 drawing, 0.600" width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selects one of 8,192 bytes; A12 is MSB for full 64 kbit addressing. |
| I/O0–I/O7 | Bi-directional Data Bus | 8-bit parallel interface compatible with 8-bit microcontrollers; supports read, write, polling, and status feedback. |
| CE | Chip Enable | Primary device select; must be LOW for all operations; enables standby mode when HIGH to reduce ICC to 200 µA. |
| OE | Output Enable | Controls output buffers during reads; HIGH disables outputs to prevent bus contention in multi-device systems. |
| WE | Write Enable | Triggers write latching; falling edge (with CE LOW and OE HIGH) initiates byte or page programming cycle. |
| VCC | Power Supply | +5 V supply; internally regulates programming voltage - no external HV required. |
| VSS | Ground | Reference return path for all signals and internal charge pump; requires local 0.1 µF ceramic decoupling. |
| NC | No Connect | Pins 1, 2, 27, and 28 are unconnected; must remain floating per datasheet - not for grounding or routing. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for 28-pin SRAMs (e.g., 6264) in legacy 8-bit designs - no PCB redesign needed. |
| Page Write (64-byte) | Reduces full-memory rewrite from >16 s (byte-by-byte) to 0.25 s - critical for rapid factory programming or field updates. |
| DATA Polling (I/O7) | Enables host CPU to poll completion without interrupts or timers - simplifies firmware on resource-constrained MCUs. |
| Toggle Bit (I/O6) | Eliminates need to save last address/data for polling - ideal for multi-chip arrays and multiprocessor coordination. |
| Software Data Protection | Nonvolatile lock activated via 3-byte unlock sequence - prevents accidental writes during power transitions without external hardware. |
Applications
| Industrial PLC Configuration Storage | Legacy Medical Device Calibration Tables |
|---|---|
Use Scenario: Storing I/O mapping, alarm thresholds, and user-defined routines in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during boot and runtime via 8-bit parallel bus; 90 ns access ensures deterministic scan-cycle timing. Use Value: Eliminates battery-backed SRAM and associated failure modes; 100,000-cycle endurance supports >5 daily reconfigurations over 50+ years. | Use Scenario: Holding patient-specific calibration coefficients and sensor offset values in electrocardiogram (ECG) analyzers and infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store updated only during service mode; software protection prevents runtime corruption. Use Value: Meets IEC 62304 Class C safety requirements via guaranteed 100-year retention and write-cycle-limited update discipline. |
| Automotive Body Control Module NVM | Point-of-Sale Terminal Settings Backup |
Use Scenario: Retaining door lock logic, mirror position presets, and lighting profiles in 12 V automotive body control units (BCUs) with 5 V logic rails. IC Role / Device Role / Timing Role: Standalone EEPROM interfaced to 8051 derivative MCU; operates across 0°C to +70°C ambient with 200 µA standby current. Use Value: RoHS-compliant PDIP package supports wave-solder assembly; hardware VCC-sense protection prevents writes during ignition transients. | Use Scenario: Preserving tax rates, receipt formatting rules, and operator PINs in thermal receipt printers and cash registers deployed in retail environments. IC Role / Device Role / Timing Role: Low-cost, field-upgradable memory for infrequent but mission-critical parameter changes; accessed only during setup or firmware update. Use Value: 2 ms write time enables sub-second settings save; page write allows batch updates of multi-field configurations without timeout risk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15PU | 150 ns access time; 10 mA active current; same 28-pin PDIP, 64 kbit, 5 V operation. | Slower timing limits use in >6.67 MHz bus systems; higher ICC increases thermal load in dense PCB layouts. | Select when 150 ns access suffices and Atmel/ Microchip supply chain alignment is preferred. |
| MX28LV640CT-90P | 90 ns access; 3.3 V/5 V tolerant I/O; 20-year data retention (not 100 years); same PDIP-28 footprint. | Limited retention reduces suitability for archival storage; mixed-voltage I/O adds flexibility in hybrid logic systems. | Select for new designs needing 3.3 V compatibility or where 20-year retention is acceptable and longer-term obsolescence risk is managed. |
Compared with AT28C64B-15PU and MX28LV640CT-90P, the X28HC64PZ-90 delivers superior long-term data integrity (100-year retention), lower active power (40 mA vs. 10 mA but with tighter timing margin), and proven JEDEC pinout compatibility for drop-in replacement in aging industrial hardware - making it the optimal choice for lifecycle extension of legacy systems.
Availability
X28HC64PZ-90 is available at Aetrix Electronics and suitable for industrial control panels, medical device calibration storage, and automotive body control modules requiring stable component supply and long-term BOM continuity.
Supply support for X28HC64PZ-90 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor company specializing in high-reliability analog and nonvolatile memory solutions, later acquired by Renesas Electronics in 2017.
The X28HC64 product line was designed for industrial and embedded applications demanding robust, single-supply EEPROM functionality with JEDEC-standard compatibility and extended data retention - targeting legacy system maintenance and long-lifecycle deployments.
FAQ
What is the operating temperature range for the X28HC64PZ-90?
The X28HC64PZ-90 is rated for commercial temperature operation from 0°C to +70°C, as confirmed in the Ordering Information table on page 2 of FN8109 Rev 4.00. Its 28-pin PDIP package (E28.6) is specified for this range, and thermal resistance θJA is 53°C/W under standard test conditions. This makes the X28HC64PZ-90 suitable for indoor industrial and office environments but not extended-temperature applications - for which the -40°C to +85°C X28HC64PIZ-90 variant is recommended.
Does the X28HC64PZ-90 require external high-voltage circuitry for programming?
No, the X28HC64PZ-90 does not require external high-voltage circuitry. It is a 5V-only device that uses an internal charge-pump to generate programming voltage, as stated on page 1 of FN8109 Rev 4.00. All write operations - whether byte or 64-byte page - are initiated with standard TTL/CMOS logic levels on CE, WE, and OE, eliminating the need for VP-P generators, external regulators, or complex timing controllers. This simplifies design and reduces bill-of-materials cost in 8-bit embedded systems.
How does software data protection work on the X28HC64PZ-90?
Software data protection on the X28HC64PZ-90 is enabled via a nonvolatile 3-byte unlock sequence written to specific addresses (0x5555, 0x2AAA, 0x5555) before any write operation, as detailed in Figures 7–8 of FN8109 Rev 4.00. Once set, the device remains write-protected until the six-step reset sequence is issued. The feature is shipped disabled and becomes persistent across power cycles - providing robust protection against accidental writes during power-up/down without requiring external hardware, unlike basic VCC-sense or signal-gating methods.
Can the X28HC64PZ-90 be used in place of a standard SRAM like the 6264?
Yes, the X28HC64PZ-90 can serve as a functional replacement for the 6264 SRAM in many systems due to its JEDEC-approved byte-wide pinout and identical 28-pin PDIP footprint, as noted on page 1 of FN8109 Rev 4.00. However, it is not a direct functional substitute: unlike SRAM, it requires write-enable sequencing and has slower write timing (2 ms vs. nanosecond writes). It is best suited for configuration storage - not volatile runtime memory - and must be integrated with appropriate polling or delay logic in the host firmware.
What are the key differences between the X28HC64PZ-90 and the X28HC64JZ-90?
The X28HC64PZ-90 uses a 28-pin PDIP package (E28.6) rated for 0°C to +70°C operation, while the X28HC64JZ-90 uses a 32-pin PLCC package (N32.45x55) and is also commercial-temp rated. Both share identical electrical specifications (90 ns access, 2 ms write, 100,000 cycles), but the PDIP version supports wave-solder processing only (per Note 5), whereas the PLCC supports surface-mount reflow. The pin count and layout differ significantly - they are not pin-compatible, and PCB layout changes are required for substitution.
X28HC64PZ-90 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
X28HC64PZ-90 FAQ
1.How can I place an order for X28HC64PZ-90 through Aetrix?
Please submit a Request for Quotation (RFQ) for X28HC64PZ-90 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X28HC64PZ-90 reliable?
The price and inventory of X28HC64PZ-90 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X28HC64PZ-90 is usually 5 days.
3.What payment methods are accepted for X28HC64PZ-90?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X28HC64PZ-90 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X28HC64PZ-90?
X28HC64PZ-90 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X28HC64PZ-90 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X28HC64PZ-90?
For technical support, including X28HC64PZ-90 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X28HC64PZ-90 requirements.
6.How does Aetrix verify that X28HC64PZ-90 is sourced from the original manufacturer or authorized distributors?
All X28HC64PZ-90 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X28HC64PZ-90 meets industry standards.
7.What is the process for return or replacement of X28HC64PZ-90?
All X28HC64PZ-90 units undergo pre-shipment inspection (PSI). If there is an issue with X28HC64PZ-90, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X28HC64PZ-90 part is unused and in its original packaging.
Return procedure for X28HC64PZ-90:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X28HC64PZ-90 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

