Renesas X28HC64SIZ-70
- Part No.:
- X28HC64SIZ-70
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- -
- Datasheet:
-
X28HC64SIZ-70.pdf
- Description:
- IC EEPROM 64KBIT PAR 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,679
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X28HC64SIZ-70 from Intersil is a 64 kbit (8k × 8) parallel-interface EEPROM with 70 ns access time, operating from a single 5 V supply. It features byte- and page-write capability (64-byte pages), DATA Polling and Toggle Bit end-of-write detection, and hardware/software data protection. It is used in industrial control systems for nonvolatile parameter storage requiring long-term reliability and write endurance.
For engineers reviewing the X28HC64SIZ-70 datasheet, X28HC64SIZ-70 pinout, X28HC64SIZ-70 application, or X28HC64SIZ-70 equivalent, key selection considerations include its -40°C to +85°C industrial temperature range, 28-pin SOIC (300 mil) RoHS-compliant package, JEDEC-standard byte-wide memory pinout, and support for self-timed 2 ms typical byte/page write cycles without external high-voltage programming.
Technical Context
The X28HC64SIZ-70 implements a two-line control architecture (CE/OE for reads, CE/WE for writes) to eliminate bus contention in multi-device memory arrays. Its internal timing logic latches address on the later falling edge of CE or WE and data on the earlier rising edge, enabling flexible host interface timing.
It integrates floating-gate CMOS nonvolatile memory cells with default VCC-sense and write-inhibit hardware protection, plus a nonvolatile software data protection mode activated via a 3-byte unlock sequence. Endurance is rated at 100,000 write cycles with >100 years data retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 kbit (8,192 × 8-bit words); supports full memory rewrite in ~0.25 s using 64-byte page writes. |
| Access Time | 70 ns maximum; enables direct replacement of SRAM or EPROM in legacy 8-bit microcontroller buses. |
| Write Cycle Time | 2 ms typical per byte or page; self-timed with no external erase step required before write. |
| Endurance | 100,000 write/erase cycles; validated for embedded systems requiring frequent field updates. |
| Data Retention | 100 years minimum at +85°C; ensures long-term calibration or configuration storage in unattended equipment. |
| Supply Voltage | 5 V ±10%; operates from standard logic rail without auxiliary voltage generation. |
| Operating Temp | -40°C to +85°C; qualified for industrial automation, motor drives, and outdoor instrumentation. |
Pinout & Package
Package: 28-pin SOIC (300 mil), RoHS-compliant, JEDEC MS-013-AE compliant, M28.3 package drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations; compatible with standard 8-bit microprocessor address decoding. |
| I/O0–I/O7 | Bi-directional Data Bus | 8-bit parallel interface for read/write data transfer; high-impedance when CE or OE is HIGH to prevent bus contention. |
| CE | Chip Enable | Primary device select; must be LOW for all operations; enables low-power standby mode when HIGH. |
| OE | Output Enable | Controls output buffers during read; LOW enables data output; used with CE for two-line read control. |
| WE | Write Enable | Controls write latching; LOW with CE LOW initiates write; rising edge latches data internally. |
| VCC | Power Supply | +5 V supply; powers active operation and internal programming circuitry; includes VCC-sense write inhibit below ~3 V. |
| VSS | Ground | Reference ground for all signals and power; requires local 0.1 µF ceramic decoupling per device. |
| NC | No Connect | Pins 1, 2, 27, 28 are unconnected; must remain floating-no routing or grounding permitted. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in compatibility with industry-standard 8-bit RAMs and EPROMs in existing PCB layouts. |
| Page Write (64-byte) | Reduces total firmware update time by >95% vs. byte-by-byte writes; enables background processing during load cycles. |
| DATA Polling (I/O7) | Eliminates fixed delays in write routines; allows host to poll status with simple bit test instead of timer-based waits. |
| Toggle Bit (I/O6) | Enables status checking without saving last address/data; simplifies multi-device array management and multiprocessor coordination. |
| Software Data Protection | Nonvolatile lock activated via 3-byte unlock sequence; prevents accidental writes after power-up without external hardware. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently but requiring guaranteed retention over 10+ years and immunity to brownouts. Use Value: Hardware write-inhibit and software protection ensure settings survive power cycling and ESD events; 100,000-cycle endurance supports periodic field recalibration. | Use Scenario: Holding sensor offset/gain coefficients and safety-critical operational limits in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, long-life parameter store interfaced to an 8-bit microcontroller via parallel bus; accessed only during boot or service mode. Use Value: 100-year data retention meets FDA regulatory requirements for medical device lifetime traceability; -40°C to +85°C rating covers clinical and transport conditions. |
| Automotive Body Control Module | Telecom Power Supply Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and fault logs in automotive body electronics modules. IC Role / Device Role / Timing Role: Parallel EEPROM directly mapped into MCU address space; write operations occur during ignition-off maintenance windows. Use Value: 70 ns access time enables zero-wait-state reads; page write reduces reprogramming time during dealer updates; RoHS-compliant SOIC fits constrained under-hood layouts. | Use Scenario: Storing voltage/current setpoints, thermal derating curves, and communication protocol parameters in AC/DC power supplies for telecom infrastructure. IC Role / Device Role / Timing Role: Configuration memory accessed by DSP or dedicated PMU; write operations triggered only during factory calibration or remote firmware upgrade. Use Value: Dual end-of-write detection (DATA Polling + Toggle Bit) ensures deterministic write completion in noise-prone power systems; 5 V-only operation simplifies supply design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15PU | 150 ns access time; 5 V only; 28-pin PDIP package; no page write (byte-only writes); 10,000-cycle endurance. | Suitable for cost-sensitive, low-update-rate designs where speed and endurance are secondary. | Select if board uses through-hole mounting and write frequency is <100 cycles/year. |
| MX28LV640BTC-70G | 70 ns access; 3.3 V core with 5 V tolerant I/O; 28-pin SOIC; 100,000-cycle endurance; supports 64-byte page write. | Requires level-shifting or mixed-voltage design; better suited for 3.3 V system integration with legacy 5 V interface needs. | Select when migrating toward lower-power 3.3 V systems while retaining 5 V bus compatibility. |
Compared with AT28C64B-15PU, X28HC64SIZ-70 delivers 2× faster access, 10× higher endurance, and page-write acceleration; versus MX28LV640BTC-70G, it avoids 3.3 V supply complexity but lacks voltage flexibility-making it optimal for pure 5 V industrial platforms.
Availability
X28HC64SIZ-70 is available at Aetrix Electronics and suitable for industrial control, medical instrumentation, automotive body electronics, and telecom power supply applications requiring stable component supply across extended product lifecycles.
Supply support for X28HC64SIZ-70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a U.S.-based semiconductor company specializing in power management and precision analog ICs, acquired by Renesas Electronics in 2017.
The X28HC64 product line was designed for industrial and automotive systems needing robust, pin-compatible EEPROM replacements for legacy EPROM/SRAM sockets, with emphasis on write reliability, long data retention, and simplified 5 V-only system integration.
FAQ
What is the operating temperature range of the X28HC64SIZ-70?
The X28HC64SIZ-70 is specified for industrial operation from -40°C to +85°C. This range is confirmed in the Ordering Information table (Page 2) and Absolute Maximum Ratings section (Page 9) of the FN8109 datasheet. It is distinct from commercial-grade variants like X28HC64SZ-70 (0°C to +70°C) and ensures reliable performance in harsh environments such as factory floors or outdoor enclosures. The X28HC64SIZ-70 maintains full 70 ns access time and 2 ms write timing across this entire range.
Does the X28HC64SIZ-70 require external high-voltage programming circuitry?
No, the X28HC64SIZ-70 operates from a single 5 V supply with no external high voltages required. Its internal charge pump generates all necessary programming voltages, as stated in the Features list (Page 1) and Device Operation section (Page 3). This eliminates the need for VP-P control circuits or complex programming algorithms-unlike older EPROMs-and enables direct connection to standard 5 V microcontroller buses. The X28HC64SIZ-70 is fully self-timed during writes.
How does the page write function work on the X28HC64SIZ-70?
The X28HC64SIZ-70 supports 64-byte page writes, allowing up to 64 consecutive bytes to be loaded before initiating the internal programming cycle. Each subsequent byte must be written within 100 µs of the prior WE pulse (tBLC, Page 12), and the A6–A12 address bits must remain constant across the page. Once the final byte is loaded, the device automatically begins programming, completing the entire page in ~2 ms. This capability is documented in the Page Write Operation section (Page 3) and Figure 17 (Page 13) of the datasheet.
What methods does the X28HC64SIZ-70 provide for detecting write completion?
The X28HC64SIZ-70 provides two hardware-supported methods: DATA Polling (monitoring I/O7 for data complement) and Toggle Bit polling (monitoring I/O6 for state alternation). Both are detailed in Figures 2, 4, 5, and 6 (Pages 4–5) and enable host software to avoid fixed delays. DATA Polling requires saving the last address and data; Toggle Bit does not. These mechanisms are integral to the X28HC64SIZ-70's real-time write status feedback and are validated across its full temperature and voltage range.
Is the X28HC64SIZ-70 RoHS compliant and what package does it use?
Yes, the X28HC64SIZ-70 is RoHS compliant and packaged in a 28-pin SOIC (300 mil) with matte tin (e3) termination, as explicitly stated in the Ordering Information table (Page 2, Note 4) and Package Drawing M28.3 (Page 17). It meets IPC/JEDEC J-STD-020 moisture sensitivity level requirements and is qualified for standard reflow soldering. The "Z" suffix in the part number denotes Pb-free compliance, and the "SI" prefix identifies the SOIC package variant.
X28HC64SIZ-70 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- -
- Memory Format:
- EEPROM
- Technology:
- -
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- 28-SOIC
X28HC64SIZ-70 FAQ
1.How can I place an order for X28HC64SIZ-70 through Aetrix?
Please submit a Request for Quotation (RFQ) for X28HC64SIZ-70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X28HC64SIZ-70 reliable?
The price and inventory of X28HC64SIZ-70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X28HC64SIZ-70 is usually 5 days.
3.What payment methods are accepted for X28HC64SIZ-70?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X28HC64SIZ-70 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X28HC64SIZ-70?
X28HC64SIZ-70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X28HC64SIZ-70 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X28HC64SIZ-70?
For technical support, including X28HC64SIZ-70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X28HC64SIZ-70 requirements.
6.How does Aetrix verify that X28HC64SIZ-70 is sourced from the original manufacturer or authorized distributors?
All X28HC64SIZ-70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X28HC64SIZ-70 meets industry standards.
7.What is the process for return or replacement of X28HC64SIZ-70?
All X28HC64SIZ-70 units undergo pre-shipment inspection (PSI). If there is an issue with X28HC64SIZ-70, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X28HC64SIZ-70 part is unused and in its original packaging.
Return procedure for X28HC64SIZ-70:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X28HC64SIZ-70 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

