Renesas X40420S14I-CT1
- Part No.:
- X40420S14I-CT1
- Manufacturer:
- Renesas
- Category:
- Supervisors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X40420S14I-CT1.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X40420S14I-CT1 from Xicor is a dual-voltage supervisor IC with integrated CPU reset controller, watchdog timer, battery backup switch, and 4kbit EEPROM. It monitors VCC (VTRIP1 = 4.6V ±1%) and V2MON (VTRIP2 = 2.9V ±1.7%), asserts active-HIGH RESET during brownout, delivers up to 50mA from VCC to VOUT, and supports I²C-compatible 400kHz serial interface - used in industrial process controllers for reliable power-fail detection and SRAM backup.
For engineers reviewing the X40420S14I-CT1 datasheet, X40420S14I-CT1 pinout, X40420S14I-CT1 application, or X40420S14I-CT1 equivalent, key selection criteria include its dual-threshold voltage monitoring accuracy, programmable watchdog timeout (25ms/200ms/1.4s), battery switchover hysteresis (±30mV), EEPROM block-lock protection, and 14-pin SOIC/TSSOP package compatibility.
Technical Context
The X40420S14I-CT1 implements two independent voltage comparators driving separate fail outputs (LOWLINE and V2FAIL), with factory-set trip points and optional reprogramming via high-voltage sequence on WDO. Its reset logic generates an active-HIGH open-drain RESET signal with user-selectable power-on delay (50/200/400/800ms) and manual reset debouncing.
Internally, it integrates a 4kbit (512 × 8) EEPROM with page-write capability (16-byte pages), Block Lock™ protection, and Direct Write™ cells rated for 100,000 write cycles and 100-year data retention. The battery switch uses a 5Ω (VCC-to-VOUT) and 80Ω (VBATT-to-VOUT) MOSFET pair with 60mV hysteresis to prevent oscillation during switchover.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VTRIP1 | 4.6V ±1% - sets primary brownout detection threshold for VCC monitoring and RESET assertion |
| VTRIP2 | 2.9V ±1.7% - secondary voltage monitor threshold for unregulated supply or auxiliary rail supervision |
| RESET Polarity | Active HIGH (X40420 variant) - drives external logic or microcontroller reset input directly without inversion |
| Watchdog Timeout | Selectable: 25ms / 200ms / 1.4s - provides configurable fault recovery timing for embedded firmware execution |
| EEPROM Capacity | 4kbit (512 × 8) - stores calibration data, configuration registers, or system logs with nonvolatile persistence |
| VOUT Drive | 50mA from VCC, 250µA from VBATT - powers SRAM or real-time clock during main supply failure |
| Supply Range | 2.7V to 5.5V - operates across standard 3.3V and 5V logic rails without external regulators |
Pinout & Package
Package: 14-pin SOIC (Small Outline Integrated Circuit), RoHS-compliant, body width 3.9mm, lead pitch 1.27mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 V2FAIL | Open-drain voltage fail output | Asserts LOW when V2MON < VTRIP2; used for power-fail interrupt or OR-ed with RESET |
| 2 V2MON | Secondary voltage monitor input | Accepts 0.9V–5.5V input; enables monitoring of unregulated supplies via resistor divider |
| 3 LOWLINE | Early low-VCC detect output | Open-drain signal goes LOW before full RESET assertion - allows preemptive system shutdown |
| 4 WDO | Watchdog timeout output | Active-LOW open drain; triggers system recovery or NMI when MCU fails to refresh watchdog |
| 5 MR | Debounced manual reset input | Pulled HIGH internally; initiates RESET on falling edge with built-in 20ms debounce |
| 6 RESET | Active-HIGH reset output | Open-drain output asserted HIGH during VCC brownout or MR activation; requires external pull-down |
| 7 VSS | Ground reference | Primary return path for all internal circuits and I²C interface |
| 8 SDA | I²C bidirectional data line | Open-drain, 400kHz max; supports EEPROM read/write and control register access |
| 9 SCL | I²C clock input | Master-generated clock synchronizing all serial transfers and watchdog restart sequences |
| 10 WP | Hardware write protect | HIGH disables all writes to EEPROM and control registers - prevents accidental corruption |
| 11 VBATT | Battery backup supply input | Connects to coin cell or backup battery; powers VOUT and internal logic when VCC fails |
| 12 VOUT | System backup output | Switches between VCC and VBATT with 60mV hysteresis; supplies SRAM or RTC during outage |
| 13 BATT-ON | Battery status indicator | CMOS HIGH when VOUT sourced from VBATT; drives external PNP pass transistor for higher current |
| 14 VCC | Main supply input | 2.7V–5.5V operating range; powers all functions except EEPROM write cycle which draws peak 3mA |
Key Features
| Feature | Design Value |
|---|---|
| Dual voltage monitoring with programmable thresholds | VTRIP1 and VTRIP2 can be reprogrammed down to 0.9V using verified high-voltage sequence - enables precision tuning for custom rail voltages |
| Integrated battery switchover with hysteresis | Automatic VOUT sourcing from VCC or VBATT with ±30mV hysteresis eliminates supply oscillation and extends backup runtime |
| Nonvolatile fault detection register | Fault Detection Register (FDR) at address 0xFF captures cause of last reset (LV1F/LV2F/WDF/MRF) - enables post-failure diagnostics without external storage |
| Block Lock™ EEPROM protection | BP bit locks upper 256 bytes (100h–1FFh) against writes - secures critical calibration or boot code from corruption |
| Low-power standby operation | 6µA typical current with watchdog disabled - reduces quiescent load in always-on industrial monitoring systems |
Applications
| Industrial Process Controller | Network Router |
|---|---|
Use Scenario: Continuous operation in PLC cabinets with fluctuating 24VDC input converted to 5V/3.3V rails. IC Role / Device Role / Timing Role: Dual-supply monitor detects both 5V logic rail collapse and 3.3V I/O rail sag; asserts RESET before CPU executes invalid instructions. Use Value: Prevents corrupted ladder logic execution and preserves SRAM-stored process state during brownouts. | Use Scenario: Carrier-grade router with redundant power modules and volatile configuration memory. IC Role / Device Role / Timing Role: Supervises primary 5V rail and secondary 3.3V management bus; triggers graceful reboot and saves config to EEPROM before power loss. Use Value: Ensures zero packet loss during power transitions and retains routing tables across unexpected outages. |
| Medical Diagnostic Instrument | Automated Test Equipment |
Use Scenario: Portable ultrasound device with Li-ion battery backup and real-time image buffer. IC Role / Device Role / Timing Role: Monitors main DC-DC output and battery voltage; switches VOUT to backup supply within 10µs of VCC drop below 4.6V. Use Value: Maintains DRAM refresh and FPGA configuration during battery switchover - avoids image frame corruption. | Use Scenario: Benchtop ATE system storing calibration coefficients and test scripts in local memory. IC Role / Device Role / Timing Role: Provides watchdog supervision for ARM-based controller and EEPROM storage for per-unit calibration data. Use Value: Guarantees deterministic reset behavior and prevents EEPROM overwrites during firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisor with EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6820EPA+ | Single-voltage monitor (4.63V only); no V2MON input or battery switch; 2kbit EEPROM | Lacks secondary rail supervision and backup power path - suitable only for single-rail systems | Select when dual-monitoring and battery switchover are unnecessary and cost sensitivity outweighs feature set |
| TPS3823MPW | No integrated EEPROM; 3-pin SOT-23 package; fixed 2.93V reset threshold; no programmable watchdog | Requires external EEPROM and discrete battery switch - increases BOM count and layout area | Choose for ultra-compact designs where space constraints prohibit 14-pin SOIC and external components are acceptable |
Compared with MAX6820EPA+ and TPS3823MPW, the X40420S14I-CT1 uniquely integrates dual-threshold monitoring, battery-backed VOUT, and 4kbit EEPROM in one 14-pin SOIC - reducing component count by ≥4 parts and eliminating interconnect reliability risks in mission-critical systems.
Availability
X40420S14I-CT1 is available at Aetrix Electronics and suitable for industrial process controllers, network routers, medical diagnostic instruments, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for X40420S14I-CT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Xicor Inc. was a fabless semiconductor company specializing in nonvolatile memory and power management ICs, acquired by Intersil in 2001 and later integrated into Renesas Electronics.
The X40420/X40421 product line was designed to consolidate power-on reset, watchdog, voltage supervision, and EEPROM into a single chip - targeting cost-sensitive, space-constrained embedded systems needing high reliability under variable supply conditions.
FAQ
What is the factory-default power-on reset timeout for X40420S14I-CT1?
The X40420S14I-CT1 ships with tPURST = 200ms as the default power-on reset delay, controlled by PUP1/PUP0 bits (01 binary) in the nonvolatile control register. This value can be changed to 50ms, 400ms, or 800ms via I²C write to the control register at address 1FFh after enabling WEL and RWEL latches. The setting persists across power cycles and does not require reprogramming unless modified.
Does X40420S14I-CT1 support I²C standard-mode or fast-mode timing?
X40420S14I-CT1 supports I²C fast-mode operation up to 400kHz, as specified in its electrical characteristics. It meets standard-mode (100kHz) and fast-mode (400kHz) timing requirements for SCL low/high periods, setup/hold times, and pulse widths. The device uses open-drain SDA/SCL with internal weak pull-ups and requires external pull-up resistors (typically 2.2kΩ–4.7kΩ) to ensure proper bus rise time and noise immunity in mixed-voltage systems.
How does the battery switchover hysteresis work in X40420S14I-CT1?
X40420S14I-CT1 implements 60mV hysteresis around the VBATT switchover point: VOUT connects to VBATT when VCC falls below VBATT – 0.03V, and reconnects to VCC only when VCC rises above VBATT + 0.03V. This prevents oscillation during marginal supply conditions. The BATT-ON pin reflects this state with CMOS logic levels, enabling external transistor control for higher-current loads during normal operation.
Can the VTRIP2 threshold of X40420S14I-CT1 be programmed below 1.6V?
Yes, the X40420S14I-CT1 allows VTRIP2 programming down to 0.9V using the documented high-voltage sequence applied to the WDO pin. This requires applying the target voltage to V2MON, then issuing a START condition followed by slave address A0h, byte address 09h, and data byte 00h while holding Vp on WDO. The procedure is validated in the datasheet and does not affect EEPROM contents or other nonvolatile settings.
What happens to the EEPROM during a VCC brownout event on X40420S14I-CT1?
During VCC brownout below VTRIP1, the X40420S14I-CT1 asserts RESET and disables all I²C communication - preventing accidental EEPROM writes. Built-in power-up/power-down protection circuitry blocks write commands when VCC is outside 2.7V–5.5V, and the WEL latch powers up cleared. No EEPROM data is altered during brownout, and the 100-year retention specification remains valid as long as the device is operated within rated conditions before and after the event.
X40420S14I-CT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.6V, 2.9V
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
X40420S14I-CT1 FAQ
1.How can I place an order for X40420S14I-CT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X40420S14I-CT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X40420S14I-CT1 reliable?
The price and inventory of X40420S14I-CT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X40420S14I-CT1 is usually 5 days.
3.What payment methods are accepted for X40420S14I-CT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X40420S14I-CT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X40420S14I-CT1?
X40420S14I-CT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X40420S14I-CT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X40420S14I-CT1?
For technical support, including X40420S14I-CT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X40420S14I-CT1 requirements.
6.How does Aetrix verify that X40420S14I-CT1 is sourced from the original manufacturer or authorized distributors?
All X40420S14I-CT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X40420S14I-CT1 meets industry standards.
7.What is the process for return or replacement of X40420S14I-CT1?
All X40420S14I-CT1 units undergo pre-shipment inspection (PSI). If there is an issue with X40420S14I-CT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X40420S14I-CT1 part is unused and in its original packaging.
Return procedure for X40420S14I-CT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X40420S14I-CT1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

