My Inquiry
My Account
Renesas X45620V20I-2.7
- Part No.:
- X45620V20I-2.7
- Manufacturer:
- Renesas
- Category:
- Supervisors
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X45620V20I-2.7.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,184
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X45620V20I-2.7 from Xicor is a dual-voltage supervisor IC with integrated 256Kbit EEPROM, system battery switchover circuitry, and selectable watchdog timer. It provides active-low reset (RESET/MR), lowline detection (LOWLINE), secondary voltage fail signaling (V2FAIL), and VOUT switching between VCC and VBATT - all in a 20-pin TSSOP package operating from 2.7V to 5.5V with industrial temperature range (–40°C to +85°C). It is used in embedded systems requiring reliable power monitoring and SRAM backup during main supply failure.
For engineers reviewing the X45620V20I-2.7 datasheet, X45620V20I-2.7 pinout, X45620V20I-2.7 application, or X45620V20I-2.7 equivalent, key selection considerations include its dual trip-point thresholds (VTRIP1 = 2.55–2.7V, VTRIP2 = 1.7–1.8V), 400kHz I²C interface, 50mA VOUT drive capability, battery-on control (BATT-ON), and programmable Block Lock™ EEPROM protection.
Technical Context
The X45620V20I-2.7 integrates four functional blocks: (1) dual independent voltage monitors - one for VCC/V1MON (trip at 2.55–2.7V) and one for V2MON (trip at 1.7–1.8V), each with open-drain outputs (RESET/MR, LOWLINE, V2FAIL); (2) a battery switchover circuit that connects VOUT to VCC or VBATT based on hysteresis-controlled comparison (±30mV around VBATT ± 0.03V); (3) a watchdog timer with three fixed timeout options (150ms/400ms/800ms) restartable via SCL edge detection; and (4) a 32K × 8-bit serial EEPROM with 64-byte page write and hardware/software write protection.
It uses a two-wire (I²C-compatible) interface with slave address bits S0/S1 supporting up to four devices on one bus. All control registers, trip thresholds, and watchdog settings are nonvolatile and retain state across power cycles. The device enters battery backup mode when VCC drops below VTRIP1, disabling communication and reducing ICC3 to 1µA while maintaining VOUT and BATT-ON logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 2.7V to 5.5V - supports wide-input industrial systems without external regulators |
| VTRIP1 Threshold | 2.55V to 2.7V - factory-programmed low-VCC reset point ensuring clean boot at 2.7V nominal supply |
| VTRIP2 Threshold | 1.7V to 1.8V - secondary monitor for unregulated rails or auxiliary supplies, enabling early power-fail warning |
| EEPROM Capacity | 256 Kbits (32K × 8) - sufficient for firmware checksums, calibration data, and configuration storage |
| I²C Interface Speed | 400 kHz - full-speed Fast Mode compatible with most microcontrollers without timing constraints |
| VOUT Drive Capability | 50 mA from VCC, 250 µA from VBATT - directly powers small SRAM arrays or real-time clocks during backup |
| Watchdog Timeout Options | 150 ms / 400 ms / 800 ms - selectable via nonvolatile status register; no external components required |
| Reset Valid Down to | VCC = 1 V - guarantees RESET assertion even during deep brownout, preventing erratic MCU behavior |
Pinout & Package
Package: 20-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm × 6.5 mm, 0.65 mm pitch, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (S0, S1) | Device Select Inputs | Set slave address bits; internal pull-downs allow static tie-off or dynamic control; enable up to 4 devices on same I²C bus |
| 4 (LOWLINE) | Low-VCC Detect Output | Open-drain, zero-delay POR signal active when VCC < VTRIP1; asserts before RESET for immediate system response |
| 6 (V2FAIL) | Secondary Voltage Fail Output | Open-drain output active when V2MON < VTRIP2; no power-up delay - enables real-time power-fail interrupt |
| 7 (V2MON) | Secondary Voltage Monitor Input | High-impedance analog input; monitors unregulated rail or second supply; requires no external divider unless scaling needed |
| 8 (RESET/MR) | Reset Output / Manual Reset Input | Active-low open-drain RESET with tPURST = 75–250 ms; MR debounced input allows push-button reset without external RC |
| 9 (WDO) | Watchdog Timer Output | Active-low open-drain pulse (150 ms duration) triggered by watchdog timeout; can reset MCU or trigger fault logging |
| 11 (SDA), 14 (SCL) | I²C Data and Clock | Standard bidirectional I²C interface; SDA open-drain, SCL input-only; supports 400 kHz Fast Mode |
| 15 (VBATT) | Battery Supply Input | Backup source for VOUT and internal logic; draws only 1 µA in backup mode; connect to supercap or coin cell |
| 16 (VOUT) | System Backup Output | Auto-switching output tied to VCC or VBATT; includes 60 mV hysteresis to prevent oscillation near switchover threshold |
| 17 (BATT-ON) | Battery Active Indicator | CMOS output HIGH when VOUT = VBATT; drives external P-FET for higher-current backup paths beyond 50 mA |
| 19 (WP) | Hardware Write Protect | Controls EEPROM lock state with WPEN bit; when HIGH + WPEN set, prevents accidental writes to protected blocks and control register |
| 20 (VCC / V1MON) | Main Supply Input / Primary Monitor | Primary power and sensing node; internal comparator triggers RESET/LOWLINE when VCC falls below VTRIP1 |
Key Features
| Feature | Design Value |
|---|---|
| Dual Independent Voltage Supervision | Separate VTRIP1 (2.55–2.7V) and VTRIP2 (1.7–1.8V) thresholds with dedicated open-drain outputs - enables simultaneous monitoring of core and I/O rails |
| Auto-Switching Battery Backup Path | VOUT dynamically selects between VCC and VBATT with ±30 mV hysteresis and 0.03V offset - eliminates need for external diode-or or FET controllers |
| Nonvolatile Watchdog Configuration | Three timeout options (150/400/800 ms) stored in EEPROM - retains setting across power cycles without reprogramming |
| 64-Byte Page Write EEPROM | Reduces firmware update time vs. byte-write; self-timed 5 ms typical write cycle - improves system responsiveness during field updates |
| Block Lock™ Protection | Eight programmable lock states (0%, 25%, 50%, 100% array) controlled by nonvolatile bits - prevents corruption of critical calibration or boot code |
| Power-Up Reset Valid to 1 V | Guarantees RESET assertion during brownout down to 1 V - ensures MCU remains held until stable supply resumes |
Applications
| Industrial PLC Controller | Medical Infusion Pump |
|---|---|
|
Use Scenario: Maintains SRAM contents and real-time clock during AC mains interruption or battery swap. IC Role / Device Role / Timing Role: Dual voltage supervisor monitors 3.3V logic rail (V1MON) and 5V pump motor supply (V2MON); VOUT powers SRAM; WDO guards against firmware hang. Use Value: Prevents data loss and therapy interruption by asserting V2FAIL before motor supply collapse and switching VOUT to backup within 20 µs. |
Use Scenario: Ensures safe shutdown and parameter retention when primary 24V DC supply dips below regulation. IC Role / Device Role / Timing Role: X45620V20I-2.7 acts as system health monitor: RESET halts motor drivers during brownout; LOWLINE triggers immediate alarm; EEPROM stores dose history. Use Value: Meets IEC 62304 Class C requirements via deterministic reset timing (tPURST = 75–250 ms) and 100-year data retention. |
| Telecom Base Station Shelf | Automotive Telematics Module |
|
Use Scenario: Preserves configuration and event logs during hot-swap of redundant power modules. IC Role / Device Role / Timing Role: Monitors 12V backplane (V1MON) and 3.3V management rail (V2MON); BATT-ON enables external FET for high-current SRAM backup. Use Value: Delivers 50 mA from VCC and switches to VBATT in <100 ns - meets GR-63-CORE shelf-level hold-up time specs. |
Use Scenario: Retains GPS almanac and cellular credentials during engine cranking (VCC dip to 6V). IC Role / Device Role / Timing Role: V1MON tracks 12V battery (trip at 2.7V); V2MON watches 5V USB-derived supply; EEPROM stores SIM auth keys with Block Lock™. Use Value: VTRIP1 = 2.55–2.7V ensures reset before CAN transceiver dropout; 1 µA battery current extends coin-cell life >10 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supervisory EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361KA29+T | Single-voltage supervisor (2.93V only); no EEPROM; no battery switchover; 8-pin SO | Lacks memory and backup switching - suitable only for basic reset generation, not SRAM retention | Select only if system uses external EEPROM and discrete battery-FET control |
| STM8AF6266TCY | 8-bit automotive MCU with 32KB Flash, 2KB RAM, and built-in window watchdog - no EEPROM or voltage supervisors | Requires external supervisory IC and EEPROM; adds software complexity for reset coordination | Choose only when firmware-based supervision and custom diagnostics are required |
Compared with MAX6361KA29+T and STM8AF6266TCY, the X45620V20I-2.7 uniquely integrates dual voltage monitoring, battery switchover, watchdog, and EEPROM in one TSSOP package - eliminating board space, BOM count, and inter-chip timing coordination overhead.
Availability
X45620V20I-2.7 is available at Aetrix Electronics and suitable for industrial control systems, medical devices, telecom infrastructure, and automotive telematics requiring stable component supply, long-term lifecycle support, and guaranteed parametric compliance over –40°C to +85°C.
Supply support for X45620V20I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Xicor Inc. was a fabless semiconductor company specializing in nonvolatile memory and power management ICs, acquired by Intersil in 2001 and later by Renesas Electronics. Known for innovation in EEPROM architecture and integrated supervisors.
The X45620 product line was designed for embedded systems needing consolidated power supervision, data retention, and fail-safe operation - particularly where board space, reliability, and supply voltage margin are critical constraints.
FAQ
What is the factory-programmed VTRIP1 voltage for X45620V20I-2.7?
The X45620V20I-2.7 has a factory-programmed VTRIP1 range of 2.55 V to 2.7 V, optimized for 2.7 V nominal supply operation. This threshold is laser-trimmed during manufacturing and cannot be adjusted in-circuit. It ensures reliable reset assertion before microcontroller brownout, with tRPD = 10–20 µs response time from VTRIP1 crossing.
Does X45620V20I-2.7 support I²C Fast Mode Plus (1 MHz)?
No, X45620V20I-2.7 supports standard I²C Fast Mode up to 400 kHz only. Its AC timing parameters - including tLOW = 1.3 µs, tHIGH = 0.6 µs, and tBUF = 1.3 µs - are specified and tested for 400 kHz operation. Attempting 1 MHz may violate setup/hold times and cause communication failures.
Can the watchdog timeout of X45620V20I-2.7 be changed after power-up?
Yes, the watchdog timeout of X45620V20I-2.7 is controlled by two nonvolatile bits (WD1, WD0) in the status register and can be rewritten via I²C at any time - even during normal operation. Once written, the new timeout persists across power cycles and does not require reconfiguration after reset.
What is the maximum capacitive load the SDA and SCL pins of X45620V20I-2.7 can drive?
The X45620V20I-2.7 specifies a maximum bus capacitance (Cb) of 400 pF for reliable 400 kHz I²C operation. Its input capacitance is 6 pF (S0/S1/SCL/SDA/WP), and output capacitance is 8 pF (SDA/RESET/V2FAIL/LOWLINE/BATT-ON/WDO). Exceeding 400 pF may violate rise/fall time limits (tR/tF ≤ 300 ns) and cause ACK failures.
How does the battery switchover hysteresis work in X45620V20I-2.7?
X45620V20I-2.7 implements two-stage hysteresis: (1) VCC-to-VBATT switchover occurs at VBATT ± 0.03 V with 60 mV total hysteresis; (2) VTRIP1 detection has separate hysteresis (VTRIP1H − VTRIP1L ≈ 120 mV). This prevents oscillation during slow VCC decay and ensures clean VOUT transitions without chatter.
X45620V20I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.75V, 2.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 75ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
X45620V20I-2.7 FAQ
1.How can I place an order for X45620V20I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X45620V20I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X45620V20I-2.7 reliable?
The price and inventory of X45620V20I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X45620V20I-2.7 is usually 5 days.
3.What payment methods are accepted for X45620V20I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X45620V20I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X45620V20I-2.7?
X45620V20I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X45620V20I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X45620V20I-2.7?
For technical support, including X45620V20I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X45620V20I-2.7 requirements.
6.How does Aetrix verify that X45620V20I-2.7 is sourced from the original manufacturer or authorized distributors?
All X45620V20I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X45620V20I-2.7 meets industry standards.
7.What is the process for return or replacement of X45620V20I-2.7?
All X45620V20I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X45620V20I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X45620V20I-2.7 part is unused and in its original packaging.
Return procedure for X45620V20I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X45620V20I-2.7 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
