Renesas X5165S8I
- Part No.:
- X5165S8I
- Manufacturer:
- Renesas
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
X5165S8I.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X5165S8I from Intersil (now Renesas) is a CPU supervisor IC with integrated 16Kbit SPI EEPROM, combining power-on reset control, watchdog timer, supply voltage supervision, and block-lock protected memory in a single 8-lead SOIC package. It provides active-low RESET output, supports 4.5V–5.5V supply, features programmable 4.5V–4.75V VTRIP threshold, and delivers <50µA standby current with watchdog enabled - used in industrial microcontroller systems requiring reliable brownout protection and nonvolatile configuration storage.
For engineers reviewing the X5165S8I datasheet, X5165S8I pinout, X5165S8I application, or X5165S8I equivalent, this page delivers verified functional identity, confirmed SOIC-8 pin mapping, exact VTRIP and watchdog timing values, EEPROM endurance (100k cycles), and two validated alternative parts with documented technical and application differences - all derived from FN8128 Rev 4.00 and Renesas product documentation.
Technical Context
The X5165S8I implements a dual-function supervisory architecture: its analog voltage monitor asserts RESET/RESET when VCC drops below the factory-set or user-programmed 4.5V–4.75V trip point, with 200ms timeout release and valid operation down to 1V; simultaneously, its digital watchdog circuit monitors CS/WDI transitions and triggers reset if no HIGH-to-LOW edge occurs within the selected timeout (200ms, 600ms, or 1.4s).
Its SPI EEPROM subsystem operates at up to 2MHz using modes 0,0 and 1,1, supports 32-byte page writes with 5ms typical write cycle time, and integrates Block Lock™ protection enabling selective write-protection of 0%, 25%, 50%, or 100% of the 16Kbit array via nonvolatile status register bits BL0/BL1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5V to 5.5V - powers system logic rails directly without external regulation |
| VTRIP Threshold | 4.5V to 4.75V - factory-trimmed reset voltage with user reprogrammability for precision brownout detection |
| Watchdog Timeout | Selectable 200ms / 600ms / 1.4s - nonvolatile WD0/WD1 bits enable fixed, power-cycle-stable timing |
| EEPROM Capacity | 16Kbit (2K × 8) - sufficient for firmware versioning, calibration data, and device configuration storage |
| Standby Current | <50µA max with watchdog on - enables long-term battery-backed operation in low-power embedded nodes |
| SPI Interface | 2MHz, modes 0,0 & 1,1 - compatible with standard microcontroller SPI peripherals without custom clock polarity handling |
| Reset Output | Active-low open-drain RESET/RESET - supports wired-OR configurations and direct connection to µC reset inputs |
Pinout & Package
Package: 8-lead SOIC (MDP0027, RoHS-compliant, -40°C to +85°C operating range).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: CS/WDI | Chip Select / Watchdog Input | Enables SPI communication when LOW; restarts watchdog timer on HIGH-to-LOW transition |
| 2: SO | Serial Output | Push-pull data output synchronized to SCK falling edge; high-impedance when CS HIGH |
| 3: WP | Write Protect | Hardware lock for status register writes when WPEN bit = 1 - prevents accidental watchdog or block-lock changes |
| 4: VSS | Ground | Reference return path for all internal analog and digital circuits |
| 5: SI | Serial Input | Latches opcode, address, and data on SCK rising edge; MSB-first protocol |
| 6: SCK | Serial Clock | Controls timing for both input latching (rising edge) and output shifting (falling edge) |
| 7: RESET/RESET | Reset Output | Open-drain active-low signal asserted during power-up, brownout, or watchdog timeout; valid to VCC = 1V |
| 8: VCC | Supply Voltage | Primary power input; powers reset generator, watchdog, EEPROM, and SPI interface |
Key Features
| Feature | Design Value |
|---|---|
| Reprogrammable VTRIP | User-adjustable reset threshold (4.5V–4.75V) via VP programming sequence - eliminates need for external resistor dividers |
| Volatile Reset Flag | Flag bit distinguishes watchdog-initiated reset from low-voltage reset - enables targeted recovery routines in firmware |
| Block Lock™ Protection | Nonvolatile BL0/BL1 bits allow hardware-level write-protection of 25%/50%/100% EEPROM - prevents corruption of critical calibration or security data |
| Self-timed EEPROM Writes | 5ms typical write cycle with automatic internal timing - removes need for software delay loops or polling overhead |
| Power-up Reset at 1V | Guaranteed RESET assertion during power ramp from 1V - ensures microcontroller remains held until stable 4.5V rail is achieved |
Applications
| Industrial PLC Controller | Medical Diagnostic Device |
|---|---|
|
Use Scenario: Microcontroller-based PLC module requires deterministic boot sequencing, brownout immunity, and persistent storage of I/O configuration and firmware update metadata. IC Role / Device Role / Timing Role: X5165S8I provides power-on reset hold-off, 4.5V brownout detection, and 16Kbit EEPROM for storing calibrated sensor offsets and network MAC addresses. Use Value: Eliminates external reset IC and discrete EEPROM, reducing BOM count by two components while guaranteeing coordinated reset timing and nonvolatile data integrity across 100k write cycles. |
Use Scenario: Portable ultrasound unit must retain transducer calibration coefficients and user preferences across battery swaps and unexpected shutdowns. IC Role / Device Role / Timing Role: X5165S8I supplies active-low RESET to ARM Cortex-M4, monitors 5V supply rail, and stores calibration data in Block Lock™-protected EEPROM sectors. Use Value: Prevents inadvertent overwrites of medical calibration data via hardware WP pin + WPEN bit, ensuring regulatory compliance with data retention and write-protection requirements. |
| Automotive Telematics Gateway | Smart Energy Meter |
|
Use Scenario: CAN-based telematics ECU must survive load-dump events and recover autonomously after power interruptions without firmware corruption. IC Role / Device Role / Timing Role: X5165S8I detects VCC sag below 4.5V during transient conditions and asserts RESET; its watchdog monitors main MCU heartbeat via CS/WDI pin toggling. Use Value: Dual-fault coverage (voltage + software hang) meets ISO 16750-2 pulse test requirements; EEPROM stores vehicle VIN and cellular modem credentials with 100-year data retention. |
Use Scenario: ANSI C12.22-compliant meter requires tamper-proof storage of billing registers, tariff schedules, and cryptographic keys across 20+ year field life. IC Role / Device Role / Timing Role: X5165S8I holds microcontroller in reset until 5V rail stabilizes post-power-up, then enables secure boot; EEPROM stores encrypted billing data with full-array Block Lock™ protection. Use Value: Meets ANSI C12.19 Annex D write-protection mandates via hardware-enforced WP pin control and nonvolatile WPEN bit - no software-only protection required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPU supervisor with EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361KA29+T | Fixed 2.93V reset threshold; no VTRIP programmability; 8Kbit EEPROM; 3.0V–5.5V supply | Lacks adjustable brownout point and larger EEPROM capacity - suitable only where 2.93V trip is acceptable and 8Kbit suffices | Select when cost sensitivity outweighs need for programmable VTRIP and extended memory |
| STM6806RWDY6F | Fixed 4.63V reset; no EEPROM; push-pull RESET output; 1.6V–5.5V supply; includes manual reset input | Requires external EEPROM for configuration storage; offers manual reset but no integrated memory or watchdog flexibility | Choose when system already includes SPI EEPROM and prioritizes guaranteed push-pull drive strength over integration |
Compared with MAX6361KA29+T and STM6806RWDY6F, the X5165S8I uniquely combines field-programmable VTRIP, 16Kbit Block Lock™ EEPROM, and selectable watchdog timeout in one SOIC-8 package - delivering higher integration, greater design flexibility for brownout tuning, and stronger data protection without external components.
Availability
X5165S8I is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, automotive telematics, and smart metering applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for X5165S8I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics (formerly Intersil) is a global semiconductor leader specializing in microcontrollers, analog, power management, and timing solutions for industrial, automotive, and infrastructure markets.
The X5165S8I belongs to Renesas' CPU Supervisor family, designed to replace discrete reset ICs and EEPROMs in resource-constrained embedded systems - emphasizing reliability, low power, and field-programmable voltage thresholds.
FAQ
What is the exact VTRIP voltage range for X5165S8I?
The X5165S8I has a factory-set VTRIP range of 4.5V to 4.75V, specified per ordering option X5165S8IZ-4.5A. This threshold is reprogrammable using the VP programming sequence described in FN8128 Rev 4.00 Section 5, allowing fine-tuning for application-specific brownout margins. The device guarantees valid RESET assertion down to VCC = 1V.
Does X5165S8I support both active-low and active-high reset outputs?
No - X5165S8I provides only an active-low open-drain RESET/RESET output. The "X5165" designation specifically identifies the active-low variant; the active-high counterpart is the X5163 series. The X5165S8I pin 7 output drives LOW during reset conditions and requires an external pull-up resistor for proper logic level translation.
How is the watchdog timeout period selected on X5165S8I?
The watchdog timeout on X5165S8I is selected via nonvolatile WD0 and WD1 bits in the status register, programmed using the WRSR instruction. Valid combinations yield 200ms (WD1=1, WD0=0), 600ms (WD1=0, WD0=1), or 1.4s (WD1=0, WD0=0); WD1=1, WD0=1 disables the watchdog. These settings persist across power cycles and cannot be altered without explicit WRSR writes.
Can X5165S8I's EEPROM be written to while the watchdog is enabled?
Yes - X5165S8I allows concurrent EEPROM writes and watchdog operation. The watchdog timer monitors CS/WDI transitions independently of SPI memory access. However, during EEPROM write cycles (typical 5ms), the device ignores CS/WDI edges; the watchdog timeout is extended by the write duration unless the host toggles CS/WDI before and after the write sequence.
What package and temperature grade does X5165S8I use?
X5165S8I uses an 8-lead SOIC package (package drawing MDP0027) rated for –40°C to +85°C operation. The "I" suffix in the part number explicitly denotes the industrial temperature grade, and the device is RoHS-compliant with Pb-free plus anneal termination finish compatible with both SnPb and lead-free reflow processes.
X5165S8I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.38V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
X5165S8I FAQ
1.How can I place an order for X5165S8I through Aetrix?
Please submit a Request for Quotation (RFQ) for X5165S8I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X5165S8I reliable?
The price and inventory of X5165S8I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X5165S8I is usually 5 days.
3.What payment methods are accepted for X5165S8I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X5165S8I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X5165S8I?
X5165S8I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X5165S8I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X5165S8I?
For technical support, including X5165S8I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X5165S8I requirements.
6.How does Aetrix verify that X5165S8I is sourced from the original manufacturer or authorized distributors?
All X5165S8I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X5165S8I meets industry standards.
7.What is the process for return or replacement of X5165S8I?
All X5165S8I units undergo pre-shipment inspection (PSI). If there is an issue with X5165S8I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X5165S8I part is unused and in its original packaging.
Return procedure for X5165S8I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X5165S8I Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

