Renesas X5328P
- Part No.:
- X5328P
- Manufacturer:
- Renesas
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
X5328P.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,027
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X5328P from Renesas Electronics is a CPU supervisor IC integrating power-on reset control, supply voltage supervision, and 32Kbit SPI EEPROM in a single 8-lead SOIC package. It asserts an active-low RESET signal during power-up (≥200ms) and low-VCC conditions (trip points: 2.55–4.75V), while supporting 2MHz SPI communication and block-lock EEPROM protection for embedded microcontroller systems.
For engineers reviewing the X5328P datasheet, X5328P pinout, X5328P application, or X5328P equivalent, this device serves as a system-level power integrity and nonvolatile configuration storage solution-particularly where VTRIP reprogramming, <1µA standby current, and in-circuit programmable ROM mode are required for industrial control, medical instrumentation, or automotive body electronics.
Technical Context
The X5328P implements dual-function supervision: a precision low-VCC detector with five factory-set trip thresholds (reprogrammable via VP-based sequence) and a power-on reset timer releasing RESET after VCC stabilizes for 200ms. Its reset output is open-drain, valid down to VCC = 1V, and remains asserted until VCC exceeds VTRIP for ≥200ms.
Internally, the device integrates a CMOS SPI EEPROM array organized as 4K × 8 bits, featuring Direct Write™ cells (100k write cycles, 100-year retention), 32-byte page write mode, and software-controlled Block Lock™ protection (0%, 25%, 50%, or 100% of memory). Communication uses standard SPI modes 0,0 and 1,1 with MSB-first framing and CS-driven command sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7V to 5.5V - supports wide-input industrial and automotive power rails without external regulation |
| VTRIP Options | 2.55–2.7V, 2.85–3.0V, 4.25–4.5V, 4.5–4.75V - selectable factory thresholds; reprogrammable to custom values |
| RESET Assertion | Active-low, open-drain - compatible with standard microcontroller reset inputs; requires external pull-up |
| EEPROM Capacity | 32Kbit (4K × 8) - sufficient for firmware versioning, calibration data, and device configuration storage |
| SPI Speed | Up to 2MHz - enables fast read/write access without burdening high-speed MCU clock domains |
| Standby Current | <1µA at VCC = 5.5V - critical for battery-backed or energy-harvesting applications |
| Write Cycle Time | 5ms typical (self-timed) - deterministic programming latency for real-time configuration updates |
Pinout & Package
Package: 8-lead narrow-body SOIC (M8.15E), RoHS-compliant, Pb-free plus anneal finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select Input | Active-low enable; must transition HIGH→LOW before any SPI operation; places device in active mode when LOW |
| 2 SO | Serial Output | Push-pull data output; shifts data on falling edge of SCK; high-impedance when CS is HIGH |
| 3 WP | Write Protect Input | Hardware lock for Status Register writes when WPEN bit = 1; enables in-circuit programmable ROM mode |
| 4 VSS | Ground | Reference return path for all internal circuits and I/O; must be connected to system ground plane |
| 5 SI | Serial Input | Data/command input; latches opcode/address/data on rising edge of SCK; MSB-first protocol |
| 6 SCK | Serial Clock | Master-generated clock; rising edge samples SI, falling edge drives SO; supports 0,0 and 1,1 SPI modes |
| 7 RESET/RESET | Reset Output | Open-drain active-low reset signal; asserts at ~1V on power-up and holds for 200ms post-stabilization |
| 8 VCC | Supply Voltage | Primary power input; powers both supervisor logic and EEPROM; supports 2.7–5.5V operation |
Key Features
| Feature | Design Value |
|---|---|
| Reprogrammable VTRIP | Custom threshold setting via VP pulse sequence on SCK/SI - eliminates need for external resistor networks or multiple BOM variants |
| Block Lock™ Protection | Nonvolatile BL0/BL1 bits enable selective write-protection of 0%, 25%, 50%, or 100% of EEPROM - prevents accidental corruption of critical calibration or security data |
| In-Circuit Programmable ROM Mode | WP pin + WPEN bit combination disables Status Register writes - allows manufacturing to pre-program configuration then permanently lock settings |
| Low-Voltage Reset Validity | RESET signal functional down to VCC = 1V - ensures reliable reset assertion even during deep brownout or battery depletion |
| Self-Timed EEPROM Writes | 5ms typical write cycle with no external timing control - simplifies firmware design and guarantees completion before next instruction |
Applications
| Industrial PLCs | Medical Diagnostic Devices |
|---|---|
Use Scenario: Programmable logic controllers requiring persistent storage of I/O mapping, alarm thresholds, and firmware revision history across power cycles. IC Role / Device Role / Timing Role: X5328P provides synchronized power-on reset and stores configuration data in its 32Kbit EEPROM with hardware write protection. Use Value: Eliminates external reset IC + discrete EEPROM, reducing BOM count and PCB area while ensuring deterministic reset timing and data integrity during brownouts. |
Use Scenario: Portable ultrasound or patient monitor units needing tamper-resistant storage of calibration coefficients and regulatory compliance logs. IC Role / Device Role / Timing Role: X5328P acts as a secure configuration manager, using Block Lock™ to protect calibration data and asserting RESET during battery voltage sag. Use Value: Enables field-updatable calibration with hardware-enforced write protection, meeting IEC 62304 safety requirements for medical device data retention. |
| Automotive Body Control Modules | Smart Energy Meters |
Use Scenario: BCMs storing seat position memory, mirror presets, and lighting profiles across ignition cycles in 12V vehicle electrical systems. IC Role / Device Role / Timing Role: X5328P supervises 5V rail derived from vehicle battery and retains user preferences in EEPROM with VTRIP set to 4.25–4.5V. Use Value: Guarantees safe MCU startup during cold cranking (low-battery transients) and preserves user settings without external backup capacitors. |
Use Scenario: Revenue-grade meters logging kWh consumption, tariff schedules, and tamper events over 15+ year lifetimes. IC Role / Device Role / Timing Role: X5328P serves as long-term nonvolatile storage with 100-year data retention and 100k-cycle endurance for billing-critical parameters. Use Value: Meets ANSI C12.20 accuracy requirements by eliminating EEPROM wear-out risk through page-write optimization and block-lock granularity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPU supervisor with integrated EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361KA29+T | 2.93V fixed VTRIP; no VTRIP reprogramming; 16Kbit EEPROM; 1MHz SPI max | Limited to fixed-threshold designs; insufficient EEPROM capacity for multi-parameter storage | Select only if VTRIP reprogramming and >16Kbit EEPROM are not required |
| MCP9808-E/P | Temperature sensor IC with 256-byte EEPROM; no reset supervision or voltage monitoring | Provides thermal monitoring but lacks power-on reset, brownout detection, or scalable EEPROM | Not functionally comparable - use only for temperature-sensing-only applications |
Compared with MAX6361KA29+T and MCP9808-E/P, the X5328P uniquely combines field-reprogrammable VTRIP, 32Kbit EEPROM, and robust reset timing in one SOIC package-making it the only viable option for systems requiring adaptive voltage supervision and high-capacity, protected configuration storage.
Availability
X5328P is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, automotive body electronics, and smart metering applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for X5328P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with expertise in microcontrollers, analog, power, and timing devices.
The X5328P belongs to Renesas' CPU Supervisor family, designed specifically to consolidate power monitoring, reset generation, and nonvolatile memory into a single chip for space-constrained, reliability-critical embedded systems.
FAQ
What is the primary function of the X5328P in a microcontroller-based system?
The X5328P serves as an integrated CPU supervisor and nonvolatile memory device. It ensures reliable system startup by generating a power-on reset signal and protecting against brownout conditions via adjustable VTRIP detection, while simultaneously providing 32Kbit of SPI EEPROM for storing configuration data, calibration values, or firmware metadata. This dual functionality replaces discrete reset ICs and serial EEPROMs in designs such as industrial controllers and medical instruments.
Does the X5328P support reprogramming of its voltage trip point, and how is it performed?
Yes, the X5328P supports VTRIP reprogramming using a dedicated VP pulse sequence applied to SCK and SI pins while CS and WP are held HIGH. The procedure allows precise adjustment of the reset threshold voltage-either upward from its native value or downward after a reset step. This capability eliminates the need for external resistor dividers and enables fine-tuning for specific power rail tolerances in applications like automotive BCMs or battery-powered sensors.
How does the Block Lock™ protection work in the X5328P's EEPROM array?
Block Lock™ protection in the X5328P is controlled by nonvolatile BL0 and BL1 bits in the Status Register. These bits define four protection levels: none, 25%, 50%, or 100% of the 32Kbit EEPROM array. Once set, protected blocks remain read-only until BL bits are rewritten-preventing accidental overwrites of critical data such as calibration constants or security keys. This feature is essential for applications requiring data integrity assurance, including smart energy meters and diagnostic equipment.
What are the key timing specifications for the X5328P's reset output during power-up and brownout events?
The X5328P asserts RESET/RESET at approximately 1V on power-up and holds it active for a minimum of 200ms after VCC stabilizes above the selected VTRIP threshold. During brownout, RESET remains active until VCC falls below VTRIP and stays asserted until VCC rises above VTRIP for 200ms. This guaranteed 200ms timeout ensures microcontrollers complete oscillator stabilization and internal initialization before executing code-critical for deterministic boot behavior in industrial and automotive systems.
Is the X5328P compatible with standard SPI interfaces, and what modes does it support?
Yes, the X5328P is fully compatible with standard SPI master interfaces and supports SPI modes 0,0 (CPOL=0, CPHA=0) and 1,1 (CPOL=1, CPHA=1) at up to 2MHz clock frequency. All commands, addresses, and data are transmitted MSB-first, with SI sampled on the rising edge of SCK and SO driven on the falling edge. The device requires a HIGH-to-LOW CS transition before each operation and maintains high-impedance SO when CS is HIGH-ensuring seamless integration with common microcontroller SPI peripherals.
X5328P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.38V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
X5328P FAQ
1.How can I place an order for X5328P through Aetrix?
Please submit a Request for Quotation (RFQ) for X5328P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X5328P reliable?
The price and inventory of X5328P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X5328P is usually 5 days.
3.What payment methods are accepted for X5328P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X5328P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X5328P?
X5328P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X5328P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X5328P?
For technical support, including X5328P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X5328P requirements.
6.How does Aetrix verify that X5328P is sourced from the original manufacturer or authorized distributors?
All X5328P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X5328P meets industry standards.
7.What is the process for return or replacement of X5328P?
All X5328P units undergo pre-shipment inspection (PSI). If there is an issue with X5328P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X5328P part is unused and in its original packaging.
Return procedure for X5328P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X5328P Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

