Renesas X9110TV14-2.7
- Part No.:
- X9110TV14-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9110TV14-2.7.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9110TV14-2.7 from Intersil is a dual-supply, low-power, 1024-tap digitally controlled potentiometer (XDCP™) with SPI interface, 100kΩ end-to-end resistance, ±5V analog voltage range (V+/V−), and 2.7V to 5.5V system supply (VCC). It implements a volatile wiper counter register (WCR) and four nonvolatile data registers (DR0–DR3) for storing wiper positions, enabling programmable gain control in amplifier circuits and DC bias adjustment in sensor signal conditioning.
For engineers reviewing the X9110TV14-2.7 datasheet, X9110TV14-2.7 pinout, X9110TV14-2.7 application, or X9110TV14-2.7 equivalent, key selection considerations include its 10-bit resolution, power-on recall from DR0, <5µA standby current, 14-lead TSSOP package, and compatibility with SPI-based microcontroller systems requiring precise analog trimming without mechanical wear.
Technical Context
The X9110TV14-2.7 integrates a monolithic CMOS resistor array of 1023 segments with CMOS switch-controlled wiper positioning. Its SPI interface supports four-byte read/write operations for WCR and DR registers, plus two-byte transfer instructions between them, all synchronized to SCK rising/falling edges with CS enable and HOLD pause capability.
It operates with independent analog supplies (V+ and V−) defining the wiper voltage range, while VCC powers digital logic. Power-up automatically loads DR0 into the volatile WCR, and nonvolatile writes to DR registers require hardware write protect (WP) deactivation and complete CS high-to-low transitions, with internal high-voltage cycles taking up to 10ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit (1024 taps): enables 0.1% step resolution for fine analog tuning in feedback loops. |
| End-to-End Resistance | 100kΩ ±20%: sets scaling for voltage divider and gain-setting applications with predictable impedance loading. |
| Analog Supply Range | V+ = +2.7V to +5.5V, V− = −5.5V to −2.7V: supports bipolar signal conditioning and rail-to-rail wiper operation across full analog range. |
| Standby Current | <5µA maximum: allows integration into battery-powered systems with minimal quiescent power impact. |
| SPI Clock Frequency | Up to 2.5MHz: ensures fast wiper repositioning (<10µs response after instruction) for dynamic calibration sequences. |
| Data Retention | 100 years: guarantees long-term storage of factory-trimmed or user-saved wiper positions without refresh. |
| Endurance | 100,000 data changes per bit per register: supports frequent recalibration in test equipment and adaptive control systems. |
Pinout & Package
Package: 14-lead TSSOP (RoHS-compliant, M14.173 drawing), 5.0mm × 4.4mm × 1.2mm body, 0.65mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Analog supply voltage | Bias source for wiper switches; defines upper limit of RH/RL/RW voltage swing. |
| SO | SPI serial output | Three-state data output for daisy-chaining or shared bus use; clocks on SCK falling edge. |
| A0 | Device address input | Configures 8-bit slave address; enables multi-device SPI bus sharing via hardware-selectable addressing. |
| SCK | SPI serial clock | Master-generated clock; rising edge latches SI, falling edge shifts SO. |
| WP | Hardware write protect | LOW disables nonvolatile writes to DR registers, preventing accidental configuration loss during operation. |
| SI | SPI serial input | Accepts opcodes, addresses, and data; latched on SCK rising edge. |
| VSS | System ground | Digital reference plane; must be tied to same potential as controller ground for reliable SPI signaling. |
| V− | Analog supply voltage | Bias source for substrate and switch control; defines lower limit of RH/RL/RW voltage swing. |
| CS | Chip select | Active-low enable; HIGH places SO in high-impedance state and enters standby mode (<5µA ICC). |
| HOLD | Serial bus pause | Pauses ongoing SPI transaction when pulled LOW (with SCK LOW); resumes on HIGH transition (SCK LOW). |
| RW | Wiper terminal | Output node of resistor array; connects to amplifier inputs, comparator references, or filter nodes for variable gain/offset. |
| RH | High terminal | Fixed end of resistor array; ties to V+ or positive supply rail in three-terminal potentiometer configurations. |
| RL | Low terminal | Fixed end of resistor array; ties to V− or negative supply rail in three-terminal configurations. |
| VCC | System supply voltage | Powers digital interface and control logic; 2.7V–5.5V operation enables direct connection to 3.3V or 5V MCU I/O rails. |
Key Features
| Feature | Design Value |
|---|---|
| Power-on recall from DR0 | Automatically restores last-saved wiper position at startup-no host initialization required for repeatable default settings. |
| Four nonvolatile data registers | Enables storage of multiple calibrated trim points (e.g., temperature-compensated offsets, channel-specific gains) without external EEPROM. |
| Wiper resistance ≤500Ω | Minimizes loading error in high-impedance feedback paths (e.g., op-amp inverting inputs) and preserves signal integrity in precision dividers. |
| SPI-compatible serial interface | Reduces MCU pin count vs. parallel interfaces; supports daisy-chain or shared-bus topologies using SO/SI bidirectional wiring. |
| Dual analog supply (V+/V−) | Supports true bipolar operation (±5V range) for AC-coupled signal chains, RF attenuators, and industrial sensor front-ends. |
Applications
| Audio Volume Control | DC Bias Adjustment in RF Amplifiers |
|---|---|
Use Scenario: Adjusting audio signal level in headphone amplifiers or line-out stages without mechanical pot noise or wear. IC Role / Device Role / Timing Role: Acts as a two-terminal variable resistor between amplifier feedback path and ground, setting gain via resistance ratio. Use Value: Eliminates click/pop artifacts during adjustment and provides 1024-step granularity for smooth volume ramping under MCU control. | Use Scenario: Setting optimal collector/drain bias point for GaAs FETs or SiGe HBTs in wireless transceiver power amplifiers. IC Role / Device Role / Timing Role: Functions as a three-terminal potentiometer to generate stable, programmable DC bias voltage referenced to V+ and V− rails. Use Value: Enables factory calibration and field recalibration of PA efficiency vs. linearity trade-offs without hardware modification. |
| Sensor Offset Trim in Industrial Systems | Programmable Gain in Instrumentation Amplifiers |
Use Scenario: Compensating zero-point drift in strain gauge or thermocouple signal conditioners across temperature ranges. IC Role / Device Role / Timing Role: Configured as a voltage divider feeding the reference input of an instrumentation amplifier to null offset voltage. Use Value: Achieves sub-millivolt trim resolution with nonvolatile storage of temperature-compensated values in DR0–DR3. | Use Scenario: Dynamically scaling sensor output amplitude before ADC conversion in data acquisition modules. IC Role / Device Role / Timing Role: Used as a feedback resistor in non-inverting op-amp topology, where RW–RH resistance determines closed-loop gain. Use Value: Supports real-time gain switching (e.g., 1×, 10×, 100×) with <10µs wiper settling, eliminating relay-based switching delays and contact resistance drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 2-channel, 256-tap, I²C interface, 10kΩ end-to-end, no dual analog supply (V+/V−) | Limited to unipolar analog ranges; lacks bipolar support for RF/AC-coupled designs | Select when space-constrained PCBs require dual pots and I²C bus compatibility outweighs resolution and voltage range needs. |
| MCP42010-I/P | Single-channel, 256-tap, SPI interface, 10kΩ end-to-end, 5V-only VDD, no nonvolatile DR registers | No persistent wiper storage; requires host MCU to reload position on every power cycle | Choose for cost-sensitive, single-supply 5V systems where volatility is acceptable and 10-bit resolution is unnecessary. |
Compared with AD5242BRUZ10 and MCP42010-I/P, the X9110TV14-2.7 uniquely delivers 10-bit resolution, ±5V analog operation, and four nonvolatile registers in a single SPI device-making it optimal for precision, bipolar, self-initializing analog trimming where reliability and configurability are critical.
Availability
X9110TV14-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, RF power amplifier biasing, audio volume control, and instrumentation amplifier gain setting requiring stable component supply and long-term parameter retention.
Supply support for X9110TV14-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for industrial, communications, and computing markets.
The X9110 product line delivers digitally controlled potentiometers optimized for high-reliability, low-power, and wide-voltage-range analog trimming-designed specifically for replacing mechanical pots in automated test equipment, medical devices, and telecom infrastructure.
FAQ
What is the operating voltage range for the analog terminals (V+, V−) of the X9110TV14-2.7?
The X9110TV14-2.7 supports V+ from +2.7V to +5.5V and V− from −5.5V to −2.7V, enabling true bipolar operation across a 12V total analog range. This allows the device to function as a precision trim element in AC-coupled circuits, RF attenuators, and industrial sensor interfaces where signals swing above and below ground. The RH, RL, and RW terminals must remain within this V+ to V− window at all times.
Does the X9110TV14-2.7 retain its wiper position after power cycling?
Yes-the X9110TV14-2.7 automatically loads the contents of nonvolatile Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR) on power-up. This power-on recall ensures repeatable default behavior without host intervention. Users can pre-program DR0 during manufacturing or field calibration, and the 100-year data retention guarantees stability across product lifetime.
How many nonvolatile registers does the X9110TV14-2.7 have, and what are their functions?
The X9110TV14-2.7 includes four 10-bit nonvolatile data registers (DR0–DR3), each capable of storing one wiper position (0–1023). These registers support independent calibration points-for example, DR0 for power-on default, DR1 for cold-temperature trim, DR2 for hot-temperature trim, and DR3 for factory test mode. Transfers between DRs and the WCR occur via dedicated SPI instructions with guaranteed 100,000-cycle endurance.
Can the X9110TV14-2.7 be used in a two-terminal variable resistor configuration?
Yes-the X9110TV14-2.7 supports both three-terminal potentiometer (RH–RW–RL) and two-terminal variable resistor (e.g., RW–RH or RW–RL) modes. In two-terminal use, it replaces mechanical rheostats in current-setting or gain-control applications. Wiper resistance remains ≤500Ω (at 3V), minimizing insertion loss, and the device maintains full 10-bit resolution and nonvolatile storage regardless of configuration.
What is the maximum SPI clock frequency supported by the X9110TV14-2.7?
The X9110TV14-2.7 supports SPI clock frequencies up to 2.5MHz, with minimum high/low times of 150ns each. At this rate, full four-byte instructions (e.g., Read WCR) complete in under 2µs, and wiper position updates settle within 10µs after instruction completion. This timing enables rapid reconfiguration in closed-loop systems such as auto-calibrating power supplies or adaptive filter networks.
X9110TV14-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9110TV14-2.7 FAQ
1.How can I place an order for X9110TV14-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9110TV14-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9110TV14-2.7 reliable?
The price and inventory of X9110TV14-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9110TV14-2.7 is usually 5 days.
3.What payment methods are accepted for X9110TV14-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9110TV14-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9110TV14-2.7?
X9110TV14-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9110TV14-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9110TV14-2.7?
For technical support, including X9110TV14-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9110TV14-2.7 requirements.
6.How does Aetrix verify that X9110TV14-2.7 is sourced from the original manufacturer or authorized distributors?
All X9110TV14-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9110TV14-2.7 meets industry standards.
7.What is the process for return or replacement of X9110TV14-2.7?
All X9110TV14-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9110TV14-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9110TV14-2.7 part is unused and in its original packaging.
Return procedure for X9110TV14-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9110TV14-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

