Renesas X9110TV14I
- Part No.:
- X9110TV14I
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9110TV14I.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,566
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9110TV14I from Intersil is a dual-supply, low-power, 1024-tap digitally controlled potentiometer (XDCP™) with SPI interface, 100kΩ end-to-end resistance, ±5V analog voltage range (V+/V−), and industrial −40°C to +85°C operation - used for precision gain control in audio amplifiers and DC bias trimming in RF power amplifier stages.
For engineers reviewing the X9110TV14I datasheet, X9110TV14I pinout, X9110TV14I application, or X9110TV14I equivalent, this page delivers verified technical context, SPI timing constraints, nonvolatile register behavior, wiper resistance at 3V/5V, power-up recall functionality, and real-world circuit-level use cases including voltage regulator feedback scaling and Wheatstone bridge trimming.
Technical Context
The X9110TV14I implements a monolithic CMOS 1024-element resistor ladder with CMOS switch-controlled wiper positioning via a volatile 10-bit Wiper Counter Register (WCR). Its SPI interface supports four-byte read/write instructions and two-byte transfer commands between WCR and four nonvolatile 10-bit data registers (DR0–DR3).
It operates with independent analog supplies (V+ = +2.7V to +5.5V, V− = −5.5V to −2.7V) and system supply (VCC = 2.7V to 5.5V), enabling true bipolar signal handling across RH/RL terminals while maintaining <5µA standby current and 100-year data retention in DR registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit (1024 taps): enables 0.1% step resolution for fine-grained analog adjustment in sensor calibration or reference trimming. |
| End-to-End Resistance | 100kΩ ±20%: sets maximum current limit and thermal dissipation (50mW rating) in voltage divider configurations. |
| Wiper Resistance | 150Ω typ. @ 3V, 100Ω typ. @ 5V: directly impacts insertion loss and THD in audio volume control paths. |
| Supply Ranges | VCC = 2.7–5.5V; V+/V− = ±2.7V to ±5.5V: supports rail-to-rail analog signal swing without clipping in op-amp interfaces. |
| Nonvolatile Registers | Four 10-bit DRs with 100k-cycle endurance and 100-year retention: allows storage of factory-trimmed offsets, user presets, or multi-point calibration data. |
| SPI Clock Frequency | Up to 2.5MHz: ensures sub-10µs wiper response (tWRL) after instruction issuance for real-time closed-loop tuning. |
| Power-Up Behavior | Auto-loads DR0 into WCR: guarantees known initial wiper position on system boot without host initialization delay. |
Pinout & Package
Package: 14-lead TSSOP (RoHS-compliant, M14.173 drawing), 5.0mm × 4.4mm × 1.2mm body, 0.65mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (V+) | Analog positive supply | Bias source for wiper switches; must be ≥ RH/RL voltage to prevent reverse-biasing internal FETs. |
| 2 (SO) | SPI serial output | Three-state output; clocks data on falling SCK edge during reads; high-impedance when CS = HIGH. |
| 3 (A0) | Device address input | Defines LSB of 8-bit slave address; ties to VSS/VCC or driven by MCU GPIO for multi-device SPI bus sharing. |
| 4 (SCK) | SPI clock input | Drives internal state machine; requires tSU/tH ≥ 50ns and clean edges (tRI/tFI ≤ 50ns) for reliable command parsing. |
| 5 (WP) | Hardware write protect | LOW disables nonvolatile writes to DR registers; prevents accidental overwrites during field firmware updates. |
| 6 (SI) | SPI serial input | Latches data on rising SCK edge; supports daisy-chaining or shared SO/SI lines due to three-state capability. |
| 7 (VSS) | System ground reference | Return path for VCC and digital logic; must be isolated from analog ground planes if noise-sensitive applications. |
| 8 (V−) | Analog negative supply | Bias for substrate and switch NMOS; must be ≤ RH/RL voltage to avoid latch-up under bipolar signal conditions. |
| 9 (CS) | Chip select | Active-low enable; HIGH places device in standby (<5µA); LOW-to-HIGH transition required before first operation post-power-up. |
| 10 (HOLD) | Serial bus pause control | Pauses ongoing SPI transaction when pulled LOW during SCK = LOW; resumes on HIGH with same SCK phase. |
| 11 (RW) | Wiper terminal | Output node of resistor ladder; connects to op-amp inputs or feedback nodes; wiper resistance affects loading error. |
| 12 (RH) | Potentiometer high terminal | Fixed end of ladder; tied to V+ or positive rail; voltage here defines upper bound of adjustable output range. |
| 13 (RL) | Potentiometer low terminal | Fixed end of ladder; tied to V− or negative rail; voltage here defines lower bound of adjustable output range. |
| 14 (VCC) | System supply voltage | Powers digital interface and control logic; must ramp within 1ms of V+/V− to prevent undefined startup states. |
Key Features
| Feature | Design Value |
|---|---|
| Power-on recall from DR0 | Eliminates need for host-initiated wiper restore at boot, ensuring repeatable analog output without software overhead. |
| Dual analog supply (V+/V−) | Enables true bipolar operation: RH/RL can swing from −5.5V to +5.5V, supporting AC-coupled signal conditioning in instrumentation. |
| Four nonvolatile data registers | Stores up to four distinct calibration points (e.g., gain/offset at multiple temperatures), accessible via SPI without external EEPROM. |
| Standby current <5µA | Permits integration into battery-powered sensor nodes or always-on monitoring systems with minimal quiescent drain. |
| 100kΩ end-to-end resistance | Optimized for low-current bias networks (e.g., LM317 feedback dividers) while minimizing thermal drift (±300ppm/°C). |
Applications
| Audio Volume Control | Voltage Regulator Feedback Scaling |
|---|---|
|
Use Scenario: Adjusting loudness in portable Bluetooth speakers using microcontroller-driven SPI commands. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical pot; wiper position updated via Write WCR instruction. Use Value: Eliminates mechanical wear and PCB space; 1024-step resolution enables smooth logarithmic volume ramping with <0.1% step error. |
Use Scenario: Dynamically setting output voltage of an LM317-based programmable power supply in test equipment. IC Role / Device Role / Timing Role: Three-terminal potentiometer in feedback divider network; RH tied to VOUT, RL to GND, RW to ADJ pin. Use Value: Enables remote voltage programming via SPI; DR registers store preset voltages (e.g., 3.3V/5V/12V) recalled on power-up. |
| RF Power Amplifier Bias Tuning | Wheatstone Bridge Offset Trim |
|
Use Scenario: Calibrating DC bias point of a GaN PA stage in 5G base station transceivers during production test. IC Role / Device Role / Timing Role: Variable resistor in emitter degeneration network; adjusts quiescent current IQ via RW–RL connection. Use Value: Compensates for transistor parameter spread; ±5V analog range accommodates negative gate bias rails without level-shifting. |
Use Scenario: Nulling thermal offset in a load-cell Wheatstone bridge for industrial weighing systems. IC Role / Device Role / Timing Role: Precision trim element connected across one bridge arm; RH/RL replace fixed resistors, RW bridges imbalance. Use Value: Achieves <±1mV nulling accuracy using 10-bit resolution; nonvolatile DR storage retains calibration across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10kΩ pot, I²C interface, no dual analog supply; 200k-cycle endurance, 20-year retention. | Lacks bipolar analog range; suitable only for unipolar 0–5V systems; requires I²C host instead of SPI. | Select when board already uses I²C and analog signals stay within 0–VCC; avoid for RF bias or AC-coupled circuits. |
| MCP42010-I/P | Single 10kΩ pot, SPI interface, 2.7–5.5V VDD only; no V+/V− pins; 100k-cycle endurance, 200-year retention. | Cannot handle signals beyond VDD/GND; wiper resistance higher (120Ω typ.); no hardware write protect (WP) pin. | Choose for cost-sensitive, unipolar-only designs where layout space is constrained and bipolar operation is unnecessary. |
Compared with AD5204BRUZ10 and MCP42010-I/P, the X9110TV14I uniquely supports true bipolar analog operation (±5.5V), integrates hardware write protection, and provides guaranteed power-up recall - making it the only option for precision RF biasing, AC-coupled sensor conditioning, and fail-safe industrial calibrations.
Availability
X9110TV14I is available at Aetrix Electronics and suitable for audio amplifier gain control, voltage regulator feedback scaling, RF power amplifier bias tuning, and Wheatstone bridge offset trimming requiring stable component supply across industrial temperature ranges.
Supply support for X9110TV14I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for industrial, communications, and computing markets.
The X9110TV14I belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in high-reliability, programmable analog signal paths requiring nonvolatile storage and SPI configurability.
FAQ
What is the absolute maximum voltage rating on the RH and RL pins of the X9110TV14I?
The RH and RL pins of the X9110TV14I tolerate voltages from V− to V+, with V+ rated up to +5.5V and V− down to −5.5V. Per Absolute Maximum Ratings, any RH/RL voltage must not exceed V+ nor fall below V−; violating this risks latch-up or permanent damage. The X9110TV14I datasheet explicitly states "Any Voltage on RH/RL ≤ V+" and "Any Voltage on RL/RH ≥ V−", confirming strict adherence to the analog supply rails.
Does the X9110TV14I support true bipolar operation, and how is it implemented?
Yes, the X9110TV14I supports true bipolar operation via separate V+ and V− analog supply pins, allowing RH and RL to swing from −5.5V to +5.5V relative to VSS. This architecture enables AC-coupled signal paths - such as comparator hysteresis networks or RF attenuator biasing - without level-shifting circuitry. The X9110TV14I's internal CMOS switches are biased independently by V+ and V−, ensuring linear conduction across the full bipolar range.
How does the power-up recall function work in the X9110TV14I, and which register is loaded?
On power-up, the X9110TV14I automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), establishing the initial wiper position without host intervention. This behavior is hardwired and occurs after all supplies (VCC, V+, V−) stabilize within 1ms. The X9110TV14I datasheet confirms "Power-on recall, loads saved wiper position on power-up" and specifies DR0 as the default source in Figure 1 and Table 1.
What is the wiper resistance specification for the X9110TV14I at 3V and 5V supply, and why does it vary?
The X9110TV14I wiper resistance is 150Ω typical at VCC = 3V and 100Ω typical at VCC = 5V (per Page 10 Analog Specifications). This variation arises from the on-resistance characteristics of the internal CMOS pass transistors, which decrease with higher gate drive voltage. Designers must account for this in low-impedance feedback paths - e.g., a 100kΩ pot with 150Ω wiper introduces <0.15% gain error in a noninverting amplifier configuration.
Can the X9110TV14I be used in a two-wire SPI configuration where SO and SI share a single line?
Yes, the X9110TV14I supports two-wire SPI operation because both SO and SI are three-state outputs. When CS is HIGH, SO enters high-impedance mode, allowing SI to drive the shared line; during reads, SO drives while SI is tri-stated. The X9110TV14I datasheet explicitly states "SO and SI pins can be connected together… to reduce system pin count", and timing diagrams (Figures 7–8) confirm compatible edge-triggered behavior.
X9110TV14I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9110TV14I FAQ
1.How can I place an order for X9110TV14I through Aetrix?
Please submit a Request for Quotation (RFQ) for X9110TV14I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9110TV14I reliable?
The price and inventory of X9110TV14I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9110TV14I is usually 5 days.
3.What payment methods are accepted for X9110TV14I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9110TV14I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9110TV14I?
X9110TV14I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9110TV14I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9110TV14I?
For technical support, including X9110TV14I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9110TV14I requirements.
6.How does Aetrix verify that X9110TV14I is sourced from the original manufacturer or authorized distributors?
All X9110TV14I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9110TV14I meets industry standards.
7.What is the process for return or replacement of X9110TV14I?
All X9110TV14I units undergo pre-shipment inspection (PSI). If there is an issue with X9110TV14I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9110TV14I part is unused and in its original packaging.
Return procedure for X9110TV14I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9110TV14I Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

