Renesas X9110TV14Z
- Part No.:
- X9110TV14Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9110TV14Z.pdf
- Description:
- IC XDCP SGL 1024TAP 100K 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9110TV14Z from Intersil is a dual-supply, low-power, 1024-tap digitally controlled potentiometer (XDCP™) with SPI interface, 100kΩ end-to-end resistance, ±5V analog supply range (V+/V−), and 2.7V–5.5V system VCC operation. It functions as a programmable three-terminal potentiometer or two-terminal variable resistor for precision analog trimming in voltage regulators, amplifier gain control, and sensor signal conditioning.
For engineers reviewing the X9110TV14Z datasheet, X9110TV14Z pinout, X9110TV14Z application, or X9110TV14Z equivalent, this page delivers verified electrical specs, validated SPI timing, confirmed 14-lead TSSOP package mapping, real-world circuit-level use cases, and two technically documented alternative parts with explicit functional and application differences.
Technical Context
The X9110TV14Z implements a monolithic CMOS resistor array of 1023 segments with 1024 tap points, controlled by a volatile 10-bit Wiper Counter Register (WCR) decoded to select one CMOS switch at a time. Its SPI interface supports four-byte read/write instructions and two-byte transfer commands between WCR and four nonvolatile 10-bit data registers (DR0–DR3).
Power-up automatically loads DR0 into the WCR, enabling deterministic wiper initialization. Analog terminals RH/RL/RW operate across −5V to +5V, independent of 2.7V–5.5V VCC, while standby current remains below 5µA and wiper resistance is 100Ω typical at 5V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100kΩ ±20% - sets full-scale analog adjustment range in voltage divider or variable resistor configurations |
| Resolution | 10-bit (1024 taps) - enables 0.1% step resolution for fine-grained gain or offset calibration |
| Analog Supply Range | V+ = +2.7V to +5.5V, V− = −5.5V to −2.7V - supports bipolar signal paths without level-shifting circuitry |
| Wiper Resistance | 100Ω typical at 5V - minimizes insertion error in precision feedback networks |
| Standby Current | <5µA maximum - enables battery-powered or ultra-low-power system sleep modes |
| Data Retention | 100 years - ensures long-term storage of calibrated wiper positions across product lifetime |
| SPI Clock Frequency | Up to 2.5MHz - allows fast digital reconfiguration during system initialization or runtime tuning |
Pinout & Package
Package: 14-lead TSSOP (RoHS-compliant, M14.173 drawing), 5.0mm × 4.4mm footprint, 0.65mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Analog supply voltage | Bias rail for wiper switches; must be ≥ RH/RL voltage to prevent reverse biasing |
| SO | SPI serial output | Three-state data output synchronized to falling SCK edge during read cycles |
| A0 | Device address input | Configures LSB of 8-bit slave address; ties to VSS or VCC for multi-device bus addressing |
| SCK | SPI serial clock | Drives all data transfers; rising edge latches SI, falling edge clocks SO |
| WP | Hardware write protect | LOW disables nonvolatile writes to DR0–DR3, preventing accidental calibration loss |
| SI | SPI serial input | Accepts instruction opcodes, register addresses, and data on rising SCK edge |
| VSS | System ground | Reference for digital logic and SPI interface; separate from analog V−/V+ grounds |
| V− | Analog supply voltage | Bias rail for substrate and switch control; must be ≤ RH/RL voltage |
| CS | Chip select | Active-low enable; HIGH places SO in high-impedance and enters standby mode |
| HOLD | Serial bus pause | Pauses ongoing SPI transaction when driven LOW while SCK is LOW |
| RW | Wiper terminal | Output node of resistor ladder; connects to amplifier feedback or reference node |
| RH | High terminal | Fixed end of resistor array; connects to positive analog rail or signal source |
| RL | Low terminal | Fixed end of resistor array; connects to negative analog rail or signal return |
| VCC | System supply voltage | Powers digital logic and SPI interface; must stabilize within 1ms of V+/V− |
Key Features
| Feature | Design Value |
|---|---|
| Four nonvolatile data registers | Store up to four distinct wiper positions (e.g., factory trim, user presets, temperature compensation points) |
| Power-on recall from DR0 | Guarantees repeatable startup state without host MCU intervention or boot-time SPI initialization |
| Dual analog supply (V+/V−) | Enables true bipolar operation (−5V to +5V) independent of unipolar 2.7V–5.5V digital supply |
| Hardware write protect (WP) | Prevents corruption of stored calibration data during firmware updates or brown-out conditions |
| 100kΩ end-to-end resistance | Optimized for low-current applications like op-amp feedback networks and comparator reference dividers |
Applications
| Audio Volume Control | Voltage Regulator Adjustment |
|---|---|
Use Scenario: Programmable attenuation in line-level audio paths with zero-crossing mute capability. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical potentiometer in feedback loop of op-amp-based volume stage. Use Value: Eliminates mechanical wear and contact noise; 10-bit resolution enables smooth, repeatable volume steps matching human auditory perception. | Use Scenario: Setting output voltage of adjustable linear regulators (e.g., LM317) in industrial power supplies. IC Role / Device Role / Timing Role: Three-terminal potentiometer configured as voltage divider between ADJ pin and ground. Use Value: Enables remote digital calibration and field-programmable output voltages without hardware changes or manual trim adjustments. |
| Op-Amp Offset Trim | Sensor Signal Conditioning |
Use Scenario: Nulling DC offset errors in precision instrumentation amplifiers used in medical ECG front-ends. IC Role / Device Role / Timing Role: Two-terminal variable resistor in op-amp input bias network to balance input offset voltage. Use Value: Achieves sub-millivolt nulling accuracy over temperature; nonvolatile storage retains calibration after power cycling. | Use Scenario: Scaling and zero-point adjustment of bridge sensor outputs (e.g., load cells, pressure transducers) before ADC sampling. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing programmable gain and offset in differential amplifier topology. Use Value: Compensates for unit-to-unit sensor variation and thermal drift using factory-loaded DR0–DR3 values. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5241BRMZ10 | Single-channel, I²C interface, 10kΩ end-to-end resistance, 64-tap resolution | Lacks dual analog supply (V+/V−); limited to unipolar 2.7V–5.5V analog range | Select for cost-sensitive, lower-resolution I²C systems where bipolar operation is unnecessary |
| MCP41010-I/P | Single-channel, SPI interface, 10kΩ end-to-end resistance, 257-tap resolution, no nonvolatile registers | Volatile-only wiper position; requires continuous MCU supervision to retain setting | Select for simple, low-cost digital trims where power-loss recovery is handled externally |
Compared with AD5241BRMZ10 and MCP41010-I/P, the X9110TV14Z uniquely supports true bipolar analog operation (−5V to +5V), stores four independent calibration points nonvolatily, and guarantees deterministic power-up behavior-making it essential for precision industrial and medical analog signal chains requiring long-term stability and fault resilience.
Availability
X9110TV14Z is available at Aetrix Electronics and suitable for voltage regulator trimming, op-amp gain control, and sensor signal conditioning requiring stable component supply, long-term calibration retention, and bipolar analog compatibility.
Supply support for X9110TV14Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, communications, and computing markets, emphasizing precision, reliability, and low-power operation.
The X9110TV14Z belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in precision analog circuits where repeatability, nonvolatile storage, and wide analog voltage range are critical.
FAQ
What is the absolute maximum analog voltage range supported by the X9110TV14Z?
The X9110TV14Z supports V+ up to +5.5V and V− down to −5.5V, with (V+) − (V−) ≤ 12V. RH and RL pins must remain between V− and V+, and RW must not exceed these rails. Exceeding these limits risks permanent damage to the internal CMOS switches. This bipolar range enables direct interfacing with ±5V op-amp stages without external level shifters, a key advantage over unipolar digital potentiometers.
How does the X9110TV14Z handle power-up initialization, and can it be customized?
The X9110TV14Z automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR) at power-up, ensuring a known wiper position without host intervention. DR0 can be pre-programmed during manufacturing or field calibration to store the desired default setting. No external reset sequence or SPI command is required-this behavior is hardwired and guaranteed across temperature and voltage ranges specified in the datasheet.
Does the X9110TV14Z require external pull-up resistors on its SPI lines?
No, the X9110TV14Z does not require external pull-up resistors on SI, SO, SCK, or CS. Its SPI inputs (SI, SCK, CS, HOLD, WP, A0) have CMOS-compatible thresholds with VIH ≥ 0.7×VCC and VIL ≤ 0.3×VCC, and SO is actively driven with push-pull output during reads. Pull-ups may be added only if bus contention or noise immunity is needed in long-trace or multi-drop configurations-but they are not functionally necessary for basic operation per the datasheet specifications.
What is the endurance rating of the nonvolatile data registers in the X9110TV14Z?
The nonvolatile data registers (DR0–DR3) in the X9110TV14Z are rated for 100,000 data changes per bit per register, with 100-year data retention at +25°C. Each write to a register triggers a high-voltage programming cycle lasting up to 10ms, during which the WIP bit is asserted. This endurance specification covers full 10-bit writes and is validated under recommended operating conditions-not accelerated stress testing-making it suitable for infrequent calibration updates in industrial equipment lifecycles.
Can the X9110TV14Z be used in a two-terminal variable resistor configuration, and what are the design constraints?
Yes, the X9110TV14Z can be configured as a two-terminal variable resistor by connecting either RH or RL to RW, leaving the other fixed terminal open or grounded. Maximum wiper current is ±3mA, and power dissipation per potentiometer must not exceed 50mW at +25°C. For stable operation, ensure V+ ≥ RH/RL ≥ V−, and avoid floating RH or RL-these pins must be biased within the analog supply rails to prevent leakage or latch-up in the internal CMOS switches.
X9110TV14Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- -
- Configuration:
- -
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- -
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 4.5V ~ 5.5V
- Features:
- -
- Tolerance:
- -
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- -
X9110TV14Z FAQ
1.How can I place an order for X9110TV14Z through Aetrix?
Please submit a Request for Quotation (RFQ) for X9110TV14Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9110TV14Z reliable?
The price and inventory of X9110TV14Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9110TV14Z is usually 5 days.
3.What payment methods are accepted for X9110TV14Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9110TV14Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9110TV14Z?
X9110TV14Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9110TV14Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9110TV14Z?
For technical support, including X9110TV14Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9110TV14Z requirements.
6.How does Aetrix verify that X9110TV14Z is sourced from the original manufacturer or authorized distributors?
All X9110TV14Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9110TV14Z meets industry standards.
7.What is the process for return or replacement of X9110TV14Z?
All X9110TV14Z units undergo pre-shipment inspection (PSI). If there is an issue with X9110TV14Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9110TV14Z part is unused and in its original packaging.
Return procedure for X9110TV14Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9110TV14Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

