Renesas X9110TV14Z-2.7
- Part No.:
- X9110TV14Z-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9110TV14Z-2.7.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,009
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9110TV14Z-2.7 from Intersil is a dual-supply, low-power, 1024-tap digitally controlled potentiometer (XDCP™) with SPI interface, 100kΩ end-to-end resistance, 2.7V to 5.5V system supply range, and ±5V analog rail capability-used for precision gain control in voltage amplifiers and DC bias trimming in sensor signal conditioning circuits.
For engineers reviewing the X9110TV14Z-2.7 datasheet, X9110TV14Z-2.7 pinout, X9110TV14Z-2.7 application, or X9110TV14Z-2.7 equivalent, key selection considerations include its 10-bit resolution, nonvolatile data register storage, power-on recall behavior, wiper resistance at 3V/5V, and TSSOP-14 package compatibility with space-constrained analog front-ends.
Technical Context
The X9110TV14Z-2.7 implements a monolithic CMOS resistor ladder of 1023 segments with CMOS-switched wiper access, controlled via a 10-bit volatile Wiper Counter Register (WCR) and four 10-bit nonvolatile data registers (DR0–DR3). Its SPI interface supports read/write/transfer operations using 4-byte and 2-byte instruction formats with device address (A0) and hardware write protect (WP).
It operates with independent analog supplies (V+, V−) enabling bipolar signal handling up to ±5V across RH/RL terminals, while the digital core runs from VCC (2.7V–5.5V) and VSS. Power-up automatically loads DR0 into the WCR, and standby current remains below 5µA-critical for battery-powered instrumentation and portable sensor nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 1024 taps (10-bit), enabling 0.1% step resolution for fine analog tuning |
| End-to-End Resistance | 100kΩ ±20%, stable over temperature (±300 ppm/°C), suitable for high-impedance feedback networks |
| Wiper Resistance | 150Ω typical at 3V, 100Ω typical at 5V-directly impacts insertion loss and THD in audio/voltage divider paths |
| VCC Operating Range | 2.7V to 5.5V-supports single-supply operation from Li-ion batteries or 3.3V/5V logic rails |
| Analog Supply Range | V+ = +2.7V to +5.5V, V− = −5.5V to −2.7V-enables true bipolar signal adjustment without level-shifting |
| Nonvolatile Endurance | 100,000 writes per register bit-sufficient for field calibration cycles over product lifetime |
| Data Retention | 100 years-ensures factory-trimmed settings persist across decades of deployment |
Pinout & Package
Package: 14-lead TSSOP (RoHS-compliant, M14.173 drawing), 5.0mm × 4.4mm × 1.2mm body, 0.65mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Analog positive supply | Biases wiper switches; sets upper voltage limit for RH/RL signals (≥ RH/RL) |
| SO | SPI serial output | Three-state data output; clocked on SCK falling edge during reads |
| A0 | Device address input | Configures 8-bit slave address; enables multi-device SPI bus sharing |
| SCK | SPI clock input | Drives all serial timing; rising edge latches SI, falling edge clocks SO |
| WP | Hardware write protect | Low state blocks nonvolatile writes to DR0–DR3-prevents accidental calibration overwrite |
| SI | SPI serial input | Accepts opcodes, addresses, and data; latched on SCK rising edge |
| VSS | System ground reference | Digital logic return; must be within 1ms slew match with VCC/V+/V− during power sequencing |
| V− | Analog negative supply | Biases substrate and switch logic; sets lower voltage limit for RH/RL signals (≤ RH/RL) |
| CS | Chip select | Active-low enable; HIGH places SO in high-Z and enters standby (<5µA) |
| HOLD | Serial bus pause | Pauses ongoing SPI transfer when pulled LOW while SCK is LOW-preserves state without restart |
| RW | Wiper terminal | Output node of resistor ladder; connects to amplifier inputs or feedback paths |
| RH | Potentiometer high terminal | Fixed end of ladder; tied to V+ or signal source in three-terminal configurations |
| RL | Potentiometer low terminal | Fixed end of ladder; tied to V− or ground in three-terminal configurations |
| VCC | System supply voltage | Powers digital interface and control logic; must ramp within 1ms of V+/V− |
Key Features
| Feature | Design Value |
|---|---|
| Power-on recall | Automatically loads DR0 into WCR at startup-ensures known, repeatable wiper position without host initialization |
| Four nonvolatile data registers | Store distinct calibration points (e.g., gain/offset/temperature compensation values) for field reconfiguration |
| SPI-compatible serial interface | Uses standard 4-wire protocol (CS/SCK/SI/SO) with optional HOLD and WP-integrates directly with MCU GPIOs |
| Standby current <5µA | Enables always-on sensor biasing or low-power sleep modes without mechanical potentiometer drift |
| Dual analog supply rails (V+/V−) | Supports ±5V signal swing across RH/RL-eliminates need for external level shifters in bipolar op-amp circuits |
Applications
| Audio Volume Control | DC Bias Trimming in RF Power Amplifiers |
|---|---|
Use Scenario: Adjusting gain in headphone amplifier stages or line-out buffers in portable audio systems. IC Role / Device Role / Timing Role: Acts as a programmable two-terminal variable resistor between amplifier feedback path and ground. Use Value: Replaces mechanical pots with zero wear-out, no scratch noise, and remote digital control via I²C/SPI microcontrollers. | Use Scenario: Setting precise quiescent current (IQ) in GaAs FET-based RF power amplifier bias networks. IC Role / Device Role / Timing Role: Functions as a three-terminal potentiometer to adjust gate voltage relative to V− rail in Class-A/AB amplifiers. Use Value: Enables factory calibration and field recalibration of POUT vs. efficiency trade-offs without hardware modification. |
| Offset Voltage Compensation in Instrumentation Amplifiers | Programmable Reference Voltage for Comparators |
Use Scenario: Nulling input offset errors in precision strain gauge or thermocouple signal chains operating from ±5V supplies. IC Role / Device Role / Timing Role: Configured as a three-terminal potentiometer injecting correction voltage into amplifier null port. Use Value: Achieves sub-mV offset correction stability over temperature using nonvolatile DR storage-no periodic recalibration needed. | Use Scenario: Generating adjustable threshold voltages for window comparators in battery monitoring or overvoltage protection circuits. IC Role / Device Role / Timing Role: Used as a two-terminal variable resistor in a resistive divider from V+ to V− to set comparator reference. Use Value: Allows firmware-defined trip points (e.g., 3.3V/3.6V/4.2V) with 10-bit granularity-supports multi-battery chemistries in one BOM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | 2-channel, 100kΩ, I²C interface, 2.7V–5.5V, but no dual analog rails (V+/V−); max analog voltage limited to VDD | Lacks bipolar signal support-unsuitable for ±5V op-amp circuits requiring true rail-to-rail wiper swing | Select when I²C is preferred and analog signals stay within 0V–VDD; verify wiper voltage compliance |
| MCP42010-I/P | Single-channel, 10kΩ, SPI interface, 2.7V–5.5V, volatile-only (no nonvolatile registers), 14-pin PDIP package | No DR0–DR3 storage-requires continuous host refresh; incompatible with power-loss retention requirements | Choose only for cost-sensitive, non-critical trim applications where calibration persistence is unnecessary |
Compared with AD5242BRUZ100 and MCP42010-I/P, the X9110TV14Z-2.7 uniquely combines SPI control, ±5V analog rail operation, nonvolatile wiper storage, and power-on recall-making it the only option among the three capable of autonomous, repeatable analog tuning after cold start in bipolar signal environments.
Availability
X9110TV14Z-2.7 is available at Aetrix Electronics and suitable for precision sensor calibration, battery-powered instrumentation, and industrial analog front-end design requiring stable component supply, long-term calibration retention, and low-power operation.
Supply support for X9110TV14Z-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The X9110 product line delivers digitally controlled potentiometers optimized for replacing mechanical trimmers in industrial, medical, and communications equipment where reliability, programmability, and nonvolatile calibration storage are critical.
FAQ
What is the maximum analog signal voltage range supported by the X9110TV14Z-2.7?
The X9110TV14Z-2.7 supports analog signals from V− to V+, with V− rated from −5.5V to −2.7V and V+ from +2.7V to +5.5V. This allows RH and RL terminals to handle true bipolar signals up to ±5.5V differential, provided V+ ≥ RH/RL ≥ V− at all times. The wiper (RW) follows this range, making the X9110TV14Z-2.7 suitable for op-amp circuits operating on split supplies without external level shifting.
How does the power-on recall function work in the X9110TV14Z-2.7?
On power-up, the X9110TV14Z-2.7 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), positioning the wiper accordingly. This occurs after VCC, V+, and V− stabilize within 1ms of each other. No host command is required-DR0 must be pre-programmed with the desired startup wiper value, and the X9110TV14Z-2.7 will restore it unconditionally at every power cycle.
Can the X9110TV14Z-2.7 be used as a two-terminal variable resistor?
Yes, the X9110TV14Z-2.7 can operate as a two-terminal variable resistor by connecting either RH or RL to RW (wiper), leaving the unused terminal open or grounded depending on circuit topology. In this mode, resistance varies from near-zero (WCR = 0 or 1023) to 100kΩ (WCR = midpoint), with wiper resistance contributing series error-typically 100Ω at 5V. This configuration is commonly used in LED current setting or filter Q-adjustment circuits.
What is the write endurance and data retention specification for the X9110TV14Z-2.7?
The X9110TV14Z-2.7 guarantees 100,000 write cycles per bit in each of its four nonvolatile data registers (DR0–DR3), and 100 years of data retention at +25°C. These specifications apply to high-voltage nonvolatile writes triggered by CS rising edge after valid write instructions. Volatile WCR updates (e.g., SPI write to WCR) have unlimited endurance and do not consume nonvolatile write cycles.
Is the X9110TV14Z-2.7 compatible with standard SPI timing requirements?
Yes, the X9110TV14Z-2.7 complies with standard SPI timing: SCK frequency up to 2.5MHz, tSU/tH ≥ 50ns, tWH/tWL ≥ 150ns, and data latched on SCK rising edge (SI) and clocked out on falling edge (SO). It supports full-duplex 4-byte and 2-byte instruction sequences, and features HOLD pin for bus pause-making it interoperable with common MCU SPI peripherals without custom timing adjustments.
X9110TV14Z-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9110TV14Z-2.7 FAQ
1.How can I place an order for X9110TV14Z-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9110TV14Z-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9110TV14Z-2.7 reliable?
The price and inventory of X9110TV14Z-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9110TV14Z-2.7 is usually 5 days.
3.What payment methods are accepted for X9110TV14Z-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9110TV14Z-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9110TV14Z-2.7?
X9110TV14Z-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9110TV14Z-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9110TV14Z-2.7?
For technical support, including X9110TV14Z-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9110TV14Z-2.7 requirements.
6.How does Aetrix verify that X9110TV14Z-2.7 is sourced from the original manufacturer or authorized distributors?
All X9110TV14Z-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9110TV14Z-2.7 meets industry standards.
7.What is the process for return or replacement of X9110TV14Z-2.7?
All X9110TV14Z-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9110TV14Z-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9110TV14Z-2.7 part is unused and in its original packaging.
Return procedure for X9110TV14Z-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9110TV14Z-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

