Renesas X9111TV14IZ-2.7T1
- Part No.:
- X9111TV14IZ-2.7T1
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9111TV14IZ-2.7T1.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,989
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9111TV14IZ-2.7T1 from Intersil is a single-supply, low-power, 1024-tap digitally controlled potentiometer (XDCP™) with SPI interface, 100kΩ end-to-end resistance, 2.7V–5.5V operation, and 40Ω typical wiper resistance at 5V. It functions as a 3-terminal potentiometer or 2-terminal variable resistor in precision analog trimming applications such as gain control in op-amp circuits and DC bias adjustment in voltage regulators.
For engineers reviewing the X9111TV14IZ-2.7T1 datasheet, X9111TV14IZ-2.7T1 pinout, X9111TV14IZ-2.7T1 application, or X9111TV14IZ-2.7T1 equivalent, this page delivers verified technical context, SPI timing constraints, nonvolatile register behavior, power-up recall functionality, and real-world circuit-level use cases for embedded analog signal conditioning.
Technical Context
The X9111TV14IZ-2.7T1 implements a 1023-element CMOS resistor array with decoded 10-bit Wiper Counter Register (WCR) controlling one of 1024 tap switches. Its SPI interface complies with standard hardware conventions: data latched on SCK rising edge, output shifted on falling edge, and supports hold/pause via HOLD pin while SCK is low.
It integrates four 10-bit nonvolatile Data Registers (DR0–DR3), each supporting 100,000 write cycles and 100-year data retention. Power-on recall loads DR0 into the volatile WCR, enabling deterministic startup wiper position without host initialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 100kΩ ±20% - defines full-scale analog range for voltage divider or variable resistance use |
| Resolution | 10-bit (1024 taps) - enables 0.1% step resolution across full resistance range |
| VCC operating range | 2.7V to 5.5V - supports single-supply operation across industrial and battery-powered systems |
| Standby current | <3µA maximum - enables ultra-low-power retention during system sleep modes |
| Wiper resistance | 40Ω typical at 5V - limits insertion error and thermal noise in precision voltage division |
| SPI clock frequency | Up to 2.5MHz - allows fast register updates (<10µs wiper response after instruction) |
| Nonvolatile write time | 5–10ms max - determines minimum interval between successive DR writes |
| Power-on recall source | DR0 contents loaded to WCR - ensures repeatable startup state without host firmware dependency |
Pinout & Package
Package: 14-lead TSSOP (4.4mm wide), RoHS-compliant, M14.173 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SO | Serial data output | Three-state SPI output; clocks data out on SCK falling edge; can be tied to SI for reduced pin count |
| 2 A0 | Device address input | LSB of 2-bit slave address; sets I²C/SPI device ID alongside A1 for multi-device bus sharing |
| 3 NC | No connect | Manufacturing/test pin; must remain unconnected in application layout |
| 4 CS | Chip select | Active-low enable; HIGH places SO in high-impedance and enters standby mode (<3µA ICC) |
| 5 SCK | Serial clock | Drives SPI timing; rising edge latches SI data; falling edge clocks SO data; requires LOW before HOLD assertion |
| 6 SI | Serial data input | Accepts 8-bit ID byte, instruction byte, and 10-bit data; compatible with shared SO/SI bus topology |
| 7 VSS | System ground | Reference for all analog and digital signals; must be low-impedance connection to minimize noise coupling |
| 8 WP | Hardware write protect | LOW disables nonvolatile writes to DR0–DR3; prevents accidental register corruption during power transitions |
| 9 A1 | Device address input | MSB of 2-bit slave address; combined with A0 to support up to four X9111 devices on same SPI bus |
| 10 HOLD | Serial bus pause | Pauses ongoing SPI transaction when pulled LOW while SCK is LOW; resumes on HIGH transition |
| 11 RW | Wiper terminal | Analog output node; connects to one of 1024 tap points; exhibits 40Ω typical on-resistance at 5V |
| 12 RH | High terminal | Fixed end of resistor array; serves as VCC-side reference in 3-terminal pot configuration |
| 13 RL | Low terminal | Fixed end of resistor array; serves as VSS-side reference in 3-terminal pot configuration |
| 14 VCC | System supply voltage | 2.7V–5.5V analog/digital supply; powers internal logic, array switches, and interface; must exceed RH/RL/RW voltages |
Key Features
| Feature | Design Value |
|---|---|
| Four nonvolatile data registers | DR0–DR3 store independent wiper positions or system parameters; survive power loss and support 100,000 write cycles |
| Power-on recall from DR0 | Automatically loads saved wiper setting at startup-eliminates need for host-initiated calibration sequence |
| SPI-compatible serial interface | Standard 4-wire protocol with chip select, clock, data in/out, and optional HOLD/WRPROT-reduces MCU GPIO usage |
| 100-year data retention | Ensures long-term reliability in industrial equipment where field recalibration is impractical or costly |
| Low-power standby mode | <3µA ICC at VCC=5.5V with CS=HIGH-enables integration into battery-backed or energy-harvesting systems |
| 10-bit resolution with ±1 MI linearity | Supports precise analog tuning in sensor signal chains and feedback loops where 0.1% step accuracy is required |
Applications
| Audio Volume Control | Voltage Regulator Output Trim |
|---|---|
|
Use Scenario: Adjusting audio signal amplitude in headphone amplifiers or line-out stages. IC Role / Device Role / Timing Role: Functions as 2-terminal variable resistor in series with audio path or as 3-terminal potentiometer in voltage divider configuration feeding op-amp input. Use Value: Replaces mechanical potentiometers with programmable, repeatable, and shock-resistant attenuation-no physical wear or contact noise. |
Use Scenario: Fine-tuning output voltage of adjustable linear regulators (e.g., LM317) in power supplies. IC Role / Device Role / Timing Role: Serves as R2 in feedback network (VO = 1.25V × (1 + R2/R1)); wiper position sets final regulated voltage. Use Value: Enables factory calibration or dynamic output adjustment via MCU without soldering or manual trimmer replacement. |
| Op-Amp Gain Calibration | Sensor Offset Compensation |
|
Use Scenario: Setting precise closed-loop gain in instrumentation amplifiers used for strain gauge or thermocouple interfaces. IC Role / Device Role / Timing Role: Acts as R2 in non-inverting amplifier configuration (VO = VS × (1 + R2/R1)), where R1 is fixed and R2 is digitally adjustable. Use Value: Achieves <0.1% gain accuracy across temperature using stored DR values-avoids drift-prone mechanical trims. |
Use Scenario: Nulling DC offset errors in bridge-based pressure or load cell signal conditioning circuits. IC Role / Device Role / Timing Role: Configured as 3-terminal potentiometer injecting correction voltage into op-amp summing junction or reference input. Use Value: Enables one-time or periodic auto-zero routines via MCU-controlled wiper movement-improves long-term measurement stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5241BRMZ10 | Single-channel, I²C interface, 10kΩ end-to-end, ±30% tolerance, no nonvolatile registers | Lacks DR0–DR3 storage and power-on recall; requires host to reinitialize wiper position after every power cycle | Choose when I²C bus is preferred and persistent wiper state is not required |
| MCP41010-I/P | Single-channel, SPI interface, 10kΩ end-to-end, volatile-only wiper register, no nonvolatile memory | No DR registers or power-on recall; wiper resets to mid-scale (512) on power-up | Choose for cost-sensitive designs where wiper persistence is unnecessary and 10kΩ range suffices |
Compared with AD5241BRMZ10 and MCP41010-I/P, the X9111TV14IZ-2.7T1 uniquely provides four nonvolatile data registers, deterministic power-on recall from DR0, and 100kΩ resistance optimized for high-impedance analog nodes-making it superior for calibration-critical, maintenance-free industrial systems.
Availability
X9111TV14IZ-2.7T1 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply trimming, and embedded audio level control requiring stable component supply across extended temperature ranges (-40°C to +85°C).
Supply support for X9111TV14IZ-2.7T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management IC specialist, now part of Renesas Electronics, delivering high-reliability solutions for industrial, infrastructure, and automotive markets.
The X9111 product line was designed for digitally programmable analog trimming in space-constrained, low-power systems-emphasizing nonvolatile configuration storage, SPI compatibility, and robust operation across industrial temperature ranges.
FAQ
What is the power-up behavior of the X9111TV14IZ-2.7T1?
The X9111TV14IZ-2.7T1 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR) upon power-up, ensuring a known, repeatable wiper position without host intervention. This recall occurs within 1ms after VCC stabilizes, and DR0 retains its value for 100 years. The X9111TV14IZ-2.7T1 thus guarantees deterministic analog startup behavior critical for unattended or remote systems.
Does the X9111TV14IZ-2.7T1 support multiple devices on the same SPI bus?
Yes, the X9111TV14IZ-2.7T1 supports up to four devices on a shared SPI bus using its dual address pins A0 and A1. These pins configure a 2-bit slave address matched against the ID byte sent by the master. Each device responds only when its physical A1/A0 state matches the transmitted address bits, enabling independent read/write/transfer operations without bus contention. The X9111TV14IZ-2.7T1 maintains full SPI compliance including tri-state SO and HOLD functionality.
How does the HOLD pin function during SPI communication with the X9111TV14IZ-2.7T1?
The HOLD pin on the X9111TV14IZ-2.7T1 pauses an active SPI transaction without resetting the command sequence: it must be asserted LOW while SCK is LOW, and resumed by returning HIGH while SCK remains LOW. During hold, the device retains internal state-including partial instruction decoding and register pointers-allowing the host MCU to service higher-priority interrupts and resume exactly where it left off. This feature is unique to the X9111TV14IZ-2.7T1 among 10-bit DCPs and eliminates retransmission overhead.
What is the maximum wiper current rating for the X9111TV14IZ-2.7T1?
The X9111TV14IZ-2.7T1 specifies a maximum wiper current (IW) of ±3mA under steady-state conditions. Exceeding this limit risks localized heating and long-term degradation of the CMOS switch array. The wiper resistance is 40Ω typical at 5V, meaning voltage drop across RW remains below 120mV at ±3mA-preserving linearity in precision divider applications. For higher-current paths, external buffering or relay-based switching is recommended instead of direct wiper loading.
Can the X9111TV14IZ-2.7T1 be used as a two-terminal variable resistor?
Yes, the X9111TV14IZ-2.7T1 can operate as a two-terminal variable resistor by connecting either RH or RL to RW (e.g., short RH to RW for a rheostat between RL and RW). In this mode, total resistance varies from near 0Ω (wiper at shorted terminal) to 100kΩ (wiper at opposite terminal), with 10-bit resolution and ±1 MI linearity. The X9111TV14IZ-2.7T1 maintains its 40Ω typical wiper resistance and 2.7V–5.5V supply compatibility in rheostat configuration, making it suitable for LED current limiting and oscillator frequency tuning.
X9111TV14IZ-2.7T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9111TV14IZ-2.7T1 FAQ
1.How can I place an order for X9111TV14IZ-2.7T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9111TV14IZ-2.7T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9111TV14IZ-2.7T1 reliable?
The price and inventory of X9111TV14IZ-2.7T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9111TV14IZ-2.7T1 is usually 5 days.
3.What payment methods are accepted for X9111TV14IZ-2.7T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9111TV14IZ-2.7T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9111TV14IZ-2.7T1?
X9111TV14IZ-2.7T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9111TV14IZ-2.7T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9111TV14IZ-2.7T1?
For technical support, including X9111TV14IZ-2.7T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9111TV14IZ-2.7T1 requirements.
6.How does Aetrix verify that X9111TV14IZ-2.7T1 is sourced from the original manufacturer or authorized distributors?
All X9111TV14IZ-2.7T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9111TV14IZ-2.7T1 meets industry standards.
7.What is the process for return or replacement of X9111TV14IZ-2.7T1?
All X9111TV14IZ-2.7T1 units undergo pre-shipment inspection (PSI). If there is an issue with X9111TV14IZ-2.7T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9111TV14IZ-2.7T1 part is unused and in its original packaging.
Return procedure for X9111TV14IZ-2.7T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9111TV14IZ-2.7T1 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

