Renesas X9118TV14
- Part No.:
- X9118TV14
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9118TV14.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9118TV14 from Intersil is a digitally controlled potentiometer (XDCP™) implementing a 1024-tap, 100kΩ end-to-end resistive array with 2-wire serial interface, ±5V analog supply range (V+/V−), and 2.7V–5.5V system VCC operation. It functions as a programmable three-terminal potentiometer or two-terminal variable resistor in precision analog signal conditioning, DC biasing, and gain control circuits.
For engineers reviewing the X9118TV14 datasheet, X9118TV14 pinout, X9118TV14 application, or X9118TV14 equivalent, key selection criteria include its non-volatile data register storage (DR0–DR3), power-on recall of DR0 to wiper counter, <15µA standby current, 40Ω typical wiper resistance at 5V, and 14-lead TSSOP package compatibility with industrial temperature range (−40°C to +85°C).
Technical Context
The X9118TV14 integrates a monolithic CMOS resistor ladder of 1023 segments with CMOS transmission-gate switches controlled by a 10-bit volatile Wiper Counter Register (WCR). Its 2-wire bus interface supports read/write/transfer operations to both WCR and four non-volatile data registers (DR0–DR3), enabling persistent storage of up to four distinct wiper positions.
Operation requires independent analog supplies V+ (−5V to +5V) and V− (−5V to +5V) to bias the wiper switches and substrate, while digital VCC (2.7V–5.5V) powers the interface logic. Power-up automatically loads DR0 into WCR, and hardware write protection (WP pin) disables nonvolatile writes when asserted low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 100kΩ ±20% - defines full-scale analog adjustment range and load interaction in voltage divider configurations |
| Resolution | 10-bit (1024 taps) - enables 0.1% step resolution for fine-grained analog parameter tuning |
| Wiper resistance | 40Ω typical at 5V - limits insertion error and thermal noise in low-impedance signal paths |
| VCC operating range | 2.7V to 5.5V - supports direct integration with 3.3V and 5V microcontroller I/O without level shifting |
| Analog supply range | V+ = −5V to +5.5V, V− = −5.5V to +2.7V - allows bipolar signal handling and rail-to-rail wiper voltage swing |
| Standby current | <15µA max - enables low-power operation in battery-backed or energy-constrained systems |
| Data retention | 100 years - ensures long-term calibration stability without periodic refresh |
| Endurance | 100,000 data changes per bit - supports frequent recalibration in adaptive or self-tuning circuits |
Pinout & Package
Package: 14-lead TSSOP (M14.173), RoHS-compliant, moisture sensitivity level (MSL) compliant with IPC/JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Analog supply voltage | Bias source for wiper switches; sets upper voltage limit for RH/RL signals (≤ V+) |
| NC (pins 2, 10) | No connect | Internally unused; must remain unconnected per manufacturer specification |
| A0, A1 | 2-wire device address inputs | Set LSBs of 8-bit slave address; enable up to four X9118 devices on same bus |
| SCL | 2-wire serial clock input | Master-provided timing reference; supports up to 400kHz clock frequency |
| WP | Hardware write protect | Low-active signal preventing nonvolatile writes to DR0–DR3 registers |
| SDA | 2-wire bidirectional data line | Open-drain interface requiring external pull-up (2–2.5kΩ typical); handles address, opcode, and data transfer |
| VSS | Digital ground reference | System logic ground; must be within 1ms slew match with V+ and V− during power sequencing |
| V− | Analog supply voltage | Bias for internal P+ substrate and switch control; sets lower voltage limit for RH/RL signals (≥ V−) |
| RW | Wiper terminal | Output node position-controlled by WCR; connects to one of 1024 tap points via CMOS switches |
| RH, RL | Potentiometer terminals | Fixed ends of resistor array; define total resistance and voltage span across the potentiometer |
| VCC | Digital supply voltage | Power source for interface logic and control circuitry; operates from 2.7V to 5.5V |
Key Features
| Feature | Design Value |
|---|---|
| Four non-volatile data registers (DR0–DR3) | Enables storage and recall of four independent calibration points or operating modes without external memory |
| Power-on recall from DR0 | Guarantees known startup state for RH–RW–RL configuration without host initialization sequence |
| 2-wire serial interface with ACK polling | Supports reliable multi-device bus communication and confirms completion of nonvolatile writes (tWR ≤ 10ms) |
| ±5V analog signal capability | Permits use in bipolar op-amp circuits, sensor bridges, and RF bias networks without external level-shifting components |
| 100kΩ end-to-end resistance with ±20% tolerance | Optimized for low-current biasing and high-impedance feedback loops while minimizing thermal drift impact |
| 14-lead TSSOP package | Provides compact footprint and thermal performance (θJA = 92°C/W) suitable for space-constrained industrial PCBs |
Applications
| Audio Volume Control | DC Bias Trim in Op-Amp Circuits |
|---|---|
Use Scenario: Adjusting gain in headphone amplifier stages or line-level audio paths. IC Role / Device Role / Timing Role: Functions as a digitally programmable two-terminal variable resistor between amplifier feedback path and ground. Use Value: Eliminates mechanical wear and provides repeatable, noise-free attenuation with 10-bit resolution and zero contact bounce. | Use Scenario: Compensating input offset voltage in precision instrumentation amplifiers. IC Role / Device Role / Timing Role: Configured as a three-terminal potentiometer to inject trimming current into op-amp input nodes. Use Value: Enables factory or field calibration with nonvolatile storage (DR0–DR3), preserving trim settings across power cycles. |
| LED Current Regulation | Wheatstone Bridge Offset Adjustment |
Use Scenario: Setting reference voltage for constant-current LED driver ICs in display backlighting. IC Role / Device Role / Timing Role: Acts as a programmable voltage divider between V+ and V− to generate stable DC reference. Use Value: Supports wide analog supply range (±5V), allowing direct interface with high-side current sense amplifiers and rail-to-rail references. | Use Scenario: Nulling output offset in strain-gauge or pressure-sensor Wheatstone bridge circuits. IC Role / Device Role / Timing Role: Connected across bridge legs as a variable resistor to balance differential output voltage. Use Value: Delivers ±1.5 MI absolute linearity and ratiometric tempco of ±20 ppm/°C for stable nulling over industrial temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | 256-tap resolution (8-bit), I²C-compatible, 100kΩ end-to-end, but only two non-volatile registers and no separate V+/V− analog supplies | Limited to unipolar analog operation (0V to VDD); unsuitable for bipolar signal paths requiring ±5V swing | Select when lower resolution suffices and system uses standard I²C without need for dual analog rails |
| MCP45HV51-103 | 256-tap (8-bit), SPI interface, 100kΩ, supports up to ±12V analog operation, but lacks power-on DR0 recall and has no hardware WP pin | Requires host firmware to restore wiper position after power-up; less robust against accidental nonvolatile writes | Select for higher analog voltage tolerance (>±5V) and SPI-native systems where DR0 auto-recall is not critical |
Compared with AD5242BRUZ100 and MCP45HV51-103, the X9118TV14 uniquely combines 10-bit resolution, true bipolar analog operation (±5V), automatic DR0 power-on recall, and hardware write protection-making it optimal for industrial sensor conditioning and precision analog calibration where reliability and signal integrity are paramount.
Availability
X9118TV14 is available at Aetrix Electronics and suitable for industrial sensor calibration, precision op-amp biasing, and LED backlight regulation requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for X9118TV14 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs focused on power management, precision analog, and interface solutions for industrial, automotive, and communications markets.
The X9118TV14 belongs to Intersil's XDCP™ digitally controlled potentiometer family, engineered for replacing mechanical trimpots in applications demanding nonvolatile calibration storage, digital programmability, and robust bipolar analog signal handling.
FAQ
What is the maximum analog voltage range supported by the X9118TV14?
The X9118TV14 supports V+ from −5.5V to +5.5V and V− from −5.5V to +2.7V, enabling true bipolar operation with up to ±5V signal swing across RH and RL terminals. This allows direct integration into op-amp circuits, sensor bridges, and RF bias networks without external level-shifting components. The X9118TV14 maintains specified performance across this full analog range when VCC is within 2.7V–5.5V.
How does the power-on recall function work in the X9118TV14?
On power-up, the X9118TV14 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), establishing the initial wiper position without host intervention. This behavior is guaranteed provided VCC, V+, and V− reach stable values within 1ms of each other. The X9118TV14 retains DR0 contents for 100 years, ensuring consistent startup states across decades of operation.
Can the X9118TV14 be used with a 3.3V microcontroller I²C interface?
Yes-the X9118TV14's 2-wire interface is fully compatible with 3.3V I²C masters. Its SDA and SCL pins accept VIH ≥ 0.7×VCC and VIL ≤ 0.3×VCC, and VCC may be set to 3.3V. The open-drain SDA requires an external pull-up resistor (2–2.5kΩ typical), and the device supports clock frequencies up to 400kHz. The X9118TV14 maintains full functionality-including nonvolatile register access and wiper control-at 3.3V VCC.
What is the purpose of the WP pin on the X9118TV14?
The WP (Write Protect) pin on the X9118TV14 is a hardware-enabled, low-active input that prevents all nonvolatile writes to the four data registers (DR0–DR3) when pulled low. This safeguards calibration data from accidental overwrite during normal operation or firmware updates. The X9118TV14 continues to support volatile wiper adjustments (via WCR writes) and reads regardless of WP state. The X9118TV14 datasheet specifies no effect on DR register reads or WCR operations when WP is asserted.
Does the X9118TV14 require external passive components for basic operation?
The X9118TV14 requires only two external components for functional 2-wire operation: pull-up resistors on SDA and SCL lines (2–2.5kΩ typical for 400kHz). No external capacitors, resistors, or voltage translators are needed for analog signal paths, as the device internally manages wiper switching and supports direct connection of RH/RL/RW to bipolar analog circuits. The X9118TV14 operates reliably with these minimal external parts across its full −40°C to +85°C temperature range.
X9118TV14 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9118TV14 FAQ
1.How can I place an order for X9118TV14 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9118TV14 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9118TV14 reliable?
The price and inventory of X9118TV14 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9118TV14 is usually 5 days.
3.What payment methods are accepted for X9118TV14?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9118TV14 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9118TV14?
X9118TV14 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9118TV14 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9118TV14?
For technical support, including X9118TV14 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9118TV14 requirements.
6.How does Aetrix verify that X9118TV14 is sourced from the original manufacturer or authorized distributors?
All X9118TV14 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9118TV14 meets industry standards.
7.What is the process for return or replacement of X9118TV14?
All X9118TV14 units undergo pre-shipment inspection (PSI). If there is an issue with X9118TV14, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9118TV14 part is unused and in its original packaging.
Return procedure for X9118TV14:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9118TV14 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

