Renesas X9118TV14-2.7
- Part No.:
- X9118TV14-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9118TV14-2.7.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9118TV14-2.7 from Intersil is a single digitally controlled potentiometer (XDCP™) with 1024-tap resolution, 100kΩ end-to-end resistance, and 2-wire serial interface. It operates from 2.7V to 5.5V system supply (VCC), supports analog voltage rails from –5V to +5V (V+/V−), and delivers wiper resistance of 40Ω typical at 5V - enabling precision DC biasing and gain control in sensor signal conditioning and voltage regulator feedback loops.
For engineers reviewing the X9118TV14-2.7 datasheet, X9118TV14-2.7 pinout, X9118TV14-2.7 application, or X9118TV14-2.7 equivalent, this device serves as a drop-in digital replacement for mechanical potentiometers in industrial temperature control, LCD contrast adjustment, and RF power amplifier biasing - where nonvolatile storage of four independent wiper positions and power-on recall of DR0 are critical design requirements.
Technical Context
The X9118TV14-2.7 implements a 1023-element resistor array with CMOS transmission-gate switches controlled by a volatile 10-bit Wiper Counter Register (WCR). Its 2-wire bus interface uses open-drain SDA and edge-triggered SCL, supporting up to 4 devices via A1/A0 address pins and hardware write protection via WP.
It features four nonvolatile 10-bit Data Registers (DR0–DR3) for persistent wiper position storage, with internal high-voltage write cycles requiring ≤10ms per register transfer. Power-up automatically loads DR0 into the WCR, while analog rail limits (V+ ≥ RH/RL ≥ V−) enforce safe operation across ±5V signal ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit (1024 taps): enables 0.1% step resolution for fine-grained analog tuning |
| End-to-end resistance | 100kΩ ±20%: standard value for impedance-matched voltage divider designs |
| VCC operating range | 2.7V to 5.5V: supports single-supply battery-powered and mixed-voltage systems |
| Analog voltage range (V+/V−) | –5V to +5V: allows bipolar signal handling without external level-shifting |
| Wiper resistance | 40Ω typical at 5V: minimizes loading error in high-impedance feedback paths |
| Standby current | <15µA max: enables ultra-low-power operation in always-on sensor nodes |
| Data retention | 100 years: ensures long-term calibration stability without refresh cycles |
| Endurance | 100,000 data changes per bit: supports field recalibration over product lifetime |
Pinout & Package
Package: 14-lead TSSOP (Pb-free, RoHS compliant, M14.173 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (V+) | Analog supply voltage | Bias rail for wiper switches; must be ≥ RH/RL voltage to prevent latch-up |
| 2,10 (NC) | No connect | Manufacturing test pads; must remain unconnected in PCB layout |
| 3 (A0), 9 (A1) | 2-wire device address inputs | Set LSBs of 8-bit slave address (0101xxR/W); enable up to 4 devices on one bus |
| 4 (SCL) | Serial clock input | Master-provided timing signal; supports up to 400kHz I²C-compatible operation |
| 5 (WP) | Hardware write protect | Active-low pin blocking nonvolatile writes to DR0–DR3 when asserted |
| 6 (SDA) | Bi-directional serial data | Open-drain I/O requiring external pull-up (2–2.5kΩ typical); supports ACK polling |
| 7 (VSS) | System ground | Digital reference for VCC logic; must be tied to common ground plane |
| 8 (V−) | Analog supply voltage | Negative bias rail for switch substrate; must be ≤ RH/RL voltage |
| 11 (RW) | Wiper terminal | Output node whose voltage varies linearly between RH and RL based on WCR value |
| 12 (RH) | Potentiometer high terminal | Fixed end of resistor array; connects to highest analog potential in circuit |
| 13 (RL) | Potentiometer low terminal | Fixed end of resistor array; connects to lowest analog potential in circuit |
| 14 (VCC) | System supply voltage | Digital core supply; must stabilize within 1ms of V+ and V− during power sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Four nonvolatile data registers | Enables storage of distinct calibration points (e.g., factory trim, user presets, temperature compensation tables) |
| Power-on recall from DR0 | Guarantees known startup state without host initialization - critical for fail-safe power regulation |
| 2-wire serial interface with ACK polling | Allows reliable nonvolatile write completion detection in time-constrained embedded firmware |
| ±5V analog rail support | Permits direct integration into bipolar op-amp circuits and instrumentation amplifiers without external level shifters |
| 100kΩ end-to-end resistance tolerance | Matches legacy mechanical potentiometer footprints and simplifies BOM consolidation |
| Low 15µA standby current | Extends battery life in portable medical sensors and IoT edge nodes with infrequent calibration events |
Applications
| LCD Contrast Control | RF Power Amplifier Biasing |
|---|---|
|
Use Scenario: Adjusting pixel voltage thresholds in monochrome and color STN/TFT LCD modules. IC Role / Device Role / Timing Role: Three-terminal potentiometer generating variable DC reference for display driver ICs. Use Value: Eliminates manual trimmer replacement and enables factory-programmed contrast profiles stored in DR0–DR3. |
Use Scenario: Setting quiescent current (IQ) in GaAs FET-based RF PAs for wireless infrastructure. IC Role / Device Role / Timing Role: Two-terminal variable resistor in emitter degeneration network for DC bias stability. Use Value: Enables closed-loop thermal compensation by updating wiper position via microcontroller in response to temperature sensor readings. |
| Voltage Regulator Feedback Scaling | Sensor Signal Conditioning Trim |
|
Use Scenario: Dynamically adjusting output voltage of adjustable LDOs and switching regulators in adaptive power systems. IC Role / Device Role / Timing Role: Resistor divider element in feedback path, where RW sets reference ratio to error amplifier. Use Value: Supports multi-voltage rail configurations using a single regulator IC, with DR0 storing default setting and DR1–DR3 holding mode-specific values. |
Use Scenario: Nulling offset and scaling full-scale output of bridge-based pressure/temperature sensors. IC Role / Device Role / Timing Role: Precision two-terminal resistor trimming Wheatstone bridge imbalance and gain-setting resistors. Use Value: Achieves <±0.1% total error after calibration by storing final trim values in nonvolatile DR registers with 100-year retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-100 | Single 256-tap pot, SPI interface, 100kΩ, 2.7–5.5V, no V+/V− rails | Lacks bipolar analog support; requires level-shifting for ±5V signals | Select when SPI-native MCU interface exists and bipolar operation is unnecessary |
| MCP4017T-103E/MS | Single 64-tap pot, 2-wire interface, 10kΩ, 2.7–5.5V, no nonvolatile registers | Volatile-only storage; wiper resets to mid-scale on power cycle | Select for cost-sensitive consumer audio volume control where persistence is not required |
Compared with AD5170BRMZ-100 and MCP4017T-103E/MS, the X9118TV14-2.7 uniquely combines 10-bit resolution, true ±5V analog capability, four nonvolatile registers, and power-on DR0 recall - making it the only option for industrial systems requiring field-calibrated, fail-safe analog tuning without host intervention at startup.
Availability
X9118TV14-2.7 is available at Aetrix Electronics and suitable for LCD display tuning, RF amplifier biasing, voltage regulator feedback scaling, and sensor signal conditioning requiring stable component supply across extended temperature and voltage ranges.
Supply support for X9118TV14-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.
The X9118TV14-2.7 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in high-reliability systems where calibration persistence, wide analog voltage range, and robust serial control are mandatory.
FAQ
What is the absolute maximum analog voltage range supported by the X9118TV14-2.7?
The X9118TV14-2.7 supports V+ up to +5.5V and V− down to –5.5V, with an absolute maximum (V+) – (V−) differential of 12V. RH and RL voltages must stay within V− ≤ RH/RL ≤ V+, and all analog pins tolerate –1V to +7V relative to VSS. These ratings ensure safe operation in bipolar op-amp circuits and industrial sensor interfaces without external protection components.
How does the power-on recall function work in the X9118TV14-2.7?
On power-up, the X9118TV14-2.7 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), establishing the initial wiper position. This occurs after VCC, V+, and V− stabilize within 1ms of each other. The X9118TV14-2.7 guarantees this behavior regardless of prior WCR state, enabling predictable startup in safety-critical voltage regulation and biasing applications.
Can the X9118TV14-2.7 be used as a two-terminal variable resistor?
Yes, the X9118TV14-2.7 can operate as a two-terminal variable resistor by connecting either RH or RL to RW (leaving the other terminal open or grounded). In this configuration, resistance between RW and the connected terminal varies from near-zero to 100kΩ in 1024 discrete steps. This mode is commonly used for programmable current limiting and gain control in transimpedance amplifiers.
What is the purpose of the WP pin on the X9118TV14-2.7?
The WP (Write Protect) pin on the X9118TV14-2.7 is an active-low hardware lock that prevents accidental or unauthorized nonvolatile writes to the four Data Registers (DR0–DR3). When WP is driven LOW, commands to write or transfer data to these registers are ignored - preserving factory calibration or user-defined settings during system operation or firmware updates.
Does the X9118TV14-2.7 require external pull-up resistors on its 2-wire bus lines?
Yes, the X9118TV14-2.7 requires external pull-up resistors on both SDA and SCL lines because SDA is open-drain and SCL is input-only. Recommended values are 2kΩ to 2.5kΩ for 400kHz operation, selected to meet rise/fall time targets while accounting for bus capacitance. Pull-ups must connect to VCC (not V+ or V−) to ensure proper logic-level compatibility with standard I²C masters.
X9118TV14-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9118TV14-2.7 FAQ
1.How can I place an order for X9118TV14-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9118TV14-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9118TV14-2.7 reliable?
The price and inventory of X9118TV14-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9118TV14-2.7 is usually 5 days.
3.What payment methods are accepted for X9118TV14-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9118TV14-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9118TV14-2.7?
X9118TV14-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9118TV14-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9118TV14-2.7?
For technical support, including X9118TV14-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9118TV14-2.7 requirements.
6.How does Aetrix verify that X9118TV14-2.7 is sourced from the original manufacturer or authorized distributors?
All X9118TV14-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9118TV14-2.7 meets industry standards.
7.What is the process for return or replacement of X9118TV14-2.7?
All X9118TV14-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9118TV14-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9118TV14-2.7 part is unused and in its original packaging.
Return procedure for X9118TV14-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9118TV14-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

