Renesas X9118TV14IZ-2.7
- Part No.:
- X9118TV14IZ-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9118TV14IZ-2.7.pdf
- Description:
- IC XDCP SGL 1024TAP 100K 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,283
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9118TV14IZ-2.7 from Intersil is a single digitally controlled potentiometer (XDCP™) with 1024-tap resolution, 2-wire serial interface, and 100kΩ end-to-end resistance, operating from 2.7V to 5.5V supply. It functions as a programmable three-terminal voltage divider or two-terminal variable resistor in precision analog signal conditioning circuits.
For engineers reviewing the X9118TV14IZ-2.7 datasheet, X9118TV14IZ-2.7 pinout, X9118TV14IZ-2.7 application, or X9118TV14IZ-2.7 equivalent, this device supports nonvolatile wiper position storage, power-on recall from DR0, hardware write protection via WP pin, and ±5V analog rail operation - critical for industrial sensor trimming and DC bias control where supply headroom is constrained.
Technical Context
The X9118TV14IZ-2.7 implements a 1023-element CMOS resistor array with decoded 10-bit Wiper Counter Register (WCR) controlling transmission-gate switches to select one of 1024 tap points. Its volatile WCR loads default value from nonvolatile Data Register 0 (DR0) at power-up.
Communication occurs over a standard 2-wire bus (SCL/SDA) with slave address determined by A1/A0 pins, supporting up to four devices on one bus. The WP pin disables nonvolatile writes when asserted low, and all register transfers (read/write/XFR) follow defined 2- or 4-byte instruction sequences with ACK polling for write completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100kΩ ±20% - sets full-scale analog range for gain/voltage division applications |
| Resolution | 10-bit (1024 taps) - enables 0.1% step resolution for fine parameter tuning |
| Analog Supply Range (V+/V−) | −5.5V to +5.5V - supports bipolar signal conditioning without external level-shifting |
| Wiper Resistance | 40Ω typical @ 5V - minimizes loading error in high-impedance feedback paths |
| Standby Current | <15µA max - enables low-power operation in battery-backed or always-on systems |
| Nonvolatile Endurance | 100,000 data changes per bit - ensures long-term reliability in field-programmable calibration |
| Data Retention | 100 years - preserves factory or field-set trim values across product lifetime |
Pinout & Package
Package: 14-lead TSSOP (Pb-free, RoHS compliant), M14.173 drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Analog supply voltage | Bias rail for wiper switches; must be ≥ RH/RL voltage to avoid latch-up |
| V− | Analog supply voltage | Substrate and switch bias reference; must be ≤ RH/RL voltage |
| RH / RL | Potentiometer terminals | Fixed ends of 100kΩ resistor array; define full-scale voltage/current range |
| RW | Wiper output | Programmable tap point; connects to one of 1024 array nodes via CMOS switch |
| VCC / VSS | Digital supply and ground | Power domain for 2-wire interface logic and register control circuitry |
| SDA / SCL | 2-wire serial interface | Open-drain bidirectional data and clock lines; require external pull-ups (2–2.5kΩ typical) |
| A0 / A1 | Device address inputs | Set LSBs of 7-bit slave address; enable up to four X9118 devices on same bus |
| WP | Hardware write protect | Active-low input disabling nonvolatile writes to DR0–DR3 registers |
| NC (Pins 2, 10) | No connect | Manufacturing/test pads; must remain unconnected in PCB layout |
Key Features
| Feature | Design Value |
|---|---|
| 1024-tap resistor array | Enables precise 0.1% step resolution for trimming offset, gain, or bias in analog signal chains |
| Four nonvolatile data registers (DR0–DR3) | Store multiple calibrated wiper positions or system parameters without external EEPROM |
| Power-on recall from DR0 | Guarantees known startup state without host initialization overhead |
| Hardware write protect (WP pin) | Prevents accidental corruption of stored calibration data during system operation |
| ±5V analog rail support | Allows direct integration into bipolar op-amp circuits without level-shifting components |
Applications
| Audio Volume Control | Sensor Signal Conditioning |
|---|---|
Use Scenario: Adjusting gain in line-level audio preamplifiers with digital control. IC Role / Device Role / Timing Role: Three-terminal potentiometer configured as voltage divider feeding op-amp inverting input. Use Value: Replaces mechanical pots with 100kΩ matching and eliminates wear-out; 10-bit resolution enables smooth, repeatable volume steps. |
Use Scenario: Trimming offset and gain errors in bridge-based pressure or temperature sensor interfaces. IC Role / Device Role / Timing Role: Two-terminal variable resistor in Wheatstone bridge leg or op-amp feedback path. Use Value: Nonvolatile storage of factory-trimmed values (DR0) ensures accuracy across power cycles; ±5V rails accommodate sensor excitation voltages. |
| Voltage Regulator Feedback | RF Power Amplifier Bias |
Use Scenario: Dynamically setting output voltage of adjustable DC-DC converters. IC Role / Device Role / Timing Role: Resistor divider between VOUT and FB pin, with RW connected to FB node. Use Value: Enables remote, software-controlled output adjustment; 100kΩ total resistance minimizes regulator quiescent current impact. |
Use Scenario: Setting DC bias point for GaAs or LDMOS RF power amplifier stages. IC Role / Device Role / Timing Role: Two-terminal variable resistor in gate bias network to control Idq. Use Value: 100-year data retention preserves optimized bias settings; 1024-step resolution allows fine-tuning of efficiency vs. linearity trade-offs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5171BRMZ-100 | Single 128-tap, I²C interface, 100kΩ, 2.7–5.5V; no hardware WP pin; 20ppm/°C tempco | Lacks nonvolatile write protection and power-on recall; lower resolution limits fine trimming | Choose when cost sensitivity outweighs need for field recalibration safety and 10-bit precision |
| MCP41010-I/P | Single 257-tap, SPI interface, 10kΩ, 2.7–5.5V; volatile-only; no nonvolatile registers | Requires continuous host refresh; incompatible pinout and protocol; unsuitable for unpowered retention | Use only in host-controlled systems with no requirement for power-loss memory or analog rail flexibility |
Compared with AD5171BRMZ-100 and MCP41010-I/P, the X9118TV14IZ-2.7 uniquely combines 10-bit resolution, hardware write protection, power-on recall, and ±5V analog operation - making it the only option among the three qualified for industrial sensor calibration and unattended analog trimming.
Availability
X9118TV14IZ-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply feedback, and audio gain control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for X9118TV14IZ-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, automotive, and communications markets, emphasizing precision, reliability, and robustness.
The X9118TV14IZ-2.7 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in analog signal-path calibration where nonvolatile storage, wide analog voltage range, and 2-wire simplicity are required.
FAQ
What is the minimum VCC voltage required for reliable operation of the X9118TV14IZ-2.7?
The X9118TV14IZ-2.7 is specified for operation from 2.7V to 5.5V on VCC. Below 2.7V, internal logic may fail to decode 2-wire commands correctly, and nonvolatile write timing (tWR) becomes unreliable. The device will not function at VCC < 2.7V, as confirmed in the Absolute Maximum Ratings table on page 10 of FN8161 Rev 5.00. Always maintain VCC ≥ 2.7V for guaranteed operation of X9118TV14IZ-2.7.
Does the X9118TV14IZ-2.7 support true bipolar analog operation?
Yes. The X9118TV14IZ-2.7 supports analog supplies V+ = +2.7V to +5.5V and V− = −5.5V to −2.7V, enabling RH/RL/RW voltages spanning −5.5V to +5.5V. This permits direct use in bipolar op-amp circuits, such as instrumentation amplifiers or dual-supply filters, without external level shifters - a capability explicitly verified in the Analog Specifications table (page 10) and Functional Diagram (page 2) of the X9118TV14IZ-2.7 datasheet.
How does the hardware write protect (WP) pin affect nonvolatile register writes in the X9118TV14IZ-2.7?
When the WP pin is driven LOW, the X9118TV14IZ-2.7 blocks all nonvolatile writes to its four Data Registers (DR0–DR3). Volatile writes to the Wiper Counter Register (WCR) remain fully functional. This behavior is hardware-enforced and independent of command execution - confirmed in the Pin Descriptions section (page 3) and Instruction Set table (page 6) of FN8161. WP provides fail-safe protection against unintended calibration erasure in the X9118TV14IZ-2.7.
Can the X9118TV14IZ-2.7 be used with standard I²C master controllers?
Yes. The X9118TV14IZ-2.7 implements a standard 2-wire (I²C-compatible) slave interface with open-drain SDA/SCL, 7-bit slave addressing (0101xxx), and ACK/NACK handshaking. It complies with I²C timing requirements up to 400kHz (page 12), including start/stop conditions, data setup/hold, and clock stretching via ACK polling during nonvolatile writes. No protocol translation is needed for integration with standard I²C masters in the X9118TV14IZ-2.7.
What is the wiper response time after issuing a write command to the X9118TV14IZ-2.7?
The wiper responds to volatile register updates (WCR writes or XFR instructions) in 8µs maximum, as specified in the XDCP Timing table (page 12, tWRL). This delay is independent of VCC or temperature and applies to all load instructions that change the wiper position. The value is measured from the final falling edge of SCL in the command sequence to stable RW voltage - a hard timing limit validated across the −40°C to +85°C range for X9118TV14IZ-2.7.
X9118TV14IZ-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- -
- Configuration:
- -
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- -
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- -
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- -
X9118TV14IZ-2.7 FAQ
1.How can I place an order for X9118TV14IZ-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9118TV14IZ-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9118TV14IZ-2.7 reliable?
The price and inventory of X9118TV14IZ-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9118TV14IZ-2.7 is usually 5 days.
3.What payment methods are accepted for X9118TV14IZ-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9118TV14IZ-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9118TV14IZ-2.7?
X9118TV14IZ-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9118TV14IZ-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9118TV14IZ-2.7?
For technical support, including X9118TV14IZ-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9118TV14IZ-2.7 requirements.
6.How does Aetrix verify that X9118TV14IZ-2.7 is sourced from the original manufacturer or authorized distributors?
All X9118TV14IZ-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9118TV14IZ-2.7 meets industry standards.
7.What is the process for return or replacement of X9118TV14IZ-2.7?
All X9118TV14IZ-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9118TV14IZ-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9118TV14IZ-2.7 part is unused and in its original packaging.
Return procedure for X9118TV14IZ-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9118TV14IZ-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

