Renesas X9119TV14
- Part No.:
- X9119TV14
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9119TV14.pdf
- Description:
- IC DGTL POT 100KOHM 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9119TV14 from Intersil is a 1024-tap, low-power, digitally controlled potentiometer (XDCP™) with 2-wire serial interface, 100kΩ end-to-end resistance, 2.7V–5.5V supply range, and volatile wiper counter register with four nonvolatile data registers. It functions as a programmable 3-terminal potentiometer or 2-terminal variable resistor for precision analog trimming in voltage regulators, audio volume control, and sensor signal conditioning.
For engineers reviewing the X9119TV14 datasheet, X9119TV14 pinout, X9119TV14 application, or X9119TV14 equivalent, this device supports I²C-compatible 2-wire communication, offers <3µA standby current, enables power-on recall from DR0, and provides 100-year data retention across its four 10-bit nonvolatile registers - critical for embedded systems requiring long-term calibration stability without battery backup.
Technical Context
The X9119TV14 implements a monolithic CMOS resistor array of 1023 series-connected elements with CMOS-switched wiper access at 1024 tap points, decoded directly from the 10-bit Wiper Counter Register (WCR). Its 2-wire interface uses open-drain SDA with pull-up requirement and supports standard I²C timing up to 400kHz.
Four nonvolatile data registers (DR0–DR3) store wiper positions or system parameters; DR0 is automatically loaded into the volatile WCR at power-up. Hardware write protection (WP pin) disables nonvolatile writes when asserted low, and device addressing uses A0–A2 pins to support up to eight devices on one bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 100kΩ ±20% - defines full-scale analog adjustment range and sets gain/attenuation scaling in amplifier and regulator circuits. |
| Resolution | 10-bit (1024 taps) - enables 0.1% step resolution for fine-grained DC bias, offset, or gain tuning. |
| Supply voltage range | 2.7V to 5.5V - supports direct integration into 3.3V and 5V logic domains without level-shifting. |
| Standby current | <3µA max - allows use in battery-powered or always-on systems where quiescent power must be minimized. |
| Wiper resistance | 40Ω typical at VCC = 5V - ensures minimal insertion error in voltage divider configurations and preserves linearity. |
| Data retention | 100 years - guarantees calibration settings survive decades of storage or field operation without refresh. |
| Endurance | 100,000 data changes per bit per register - supports repeated recalibration cycles over product lifetime. |
Pinout & Package
Package: 14-lead TSSOP (4.4mm width), RoHS-compliant, M14.173 footprint. Pin 1, 3, and 10 are no-connect (NC) and must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 14) | Positive supply rail | Accepts 2.7V–5.5V; powers internal logic and resistor array; must exceed RH/RL/RW voltages. |
| VSS (Pin 7) | System ground reference | Return path for all analog and digital currents; requires low-impedance connection to minimize noise coupling. |
| RH (Pin 12) | Potentiometer high terminal | Analog end of resistor string; connects to positive reference or amplifier output in 3-terminal divider mode. |
| RL (Pin 13) | Potentiometer low terminal | Analog end of resistor string; connects to ground or negative reference; forms voltage divider with RH. |
| RW (Pin 11) | Wiper output terminal | Programmable tap point; delivers intermediate voltage or variable resistance between RH and RL. |
| SDA (Pin 6) | 2-wire bidirectional data line | Open-drain I²C data pin; requires external pull-up; carries address, opcodes, and 10-bit register data. |
| SCL (Pin 5) | 2-wire serial clock input | Master-generated clock up to 400kHz; synchronizes all read/write/transfer operations. |
| A0–A2 (Pins 2, 9, 4) | Device address inputs | Set LSBs of 7-bit slave address (0101xxx); enable up to eight X9119TV14 devices on shared bus. |
| WP (Pin 8) | Hardware write protect | Active-low; disables nonvolatile writes to DR0–DR3 when pulled low; prevents accidental calibration overwrite. |
Key Features
| Feature | Design Value |
|---|---|
| Power-on recall from DR0 | Automatically loads saved wiper position at startup - eliminates need for host initialization sequence in power-cycled systems. |
| Four nonvolatile data registers | Store multiple calibrated settings (e.g., min/max/trim/default) - enables multi-point compensation without external EEPROM. |
| 2-wire interface with ACK polling | Supports reliable nonvolatile write completion detection via repeated slave-address polling - avoids fixed delay timing in firmware. |
| Wiper resistance ≤40Ω (typ.) | Minimizes loading error in high-impedance feedback paths - preserves accuracy in op-amp gain-setting and sensor bridge applications. |
| 100kΩ end-to-end resistance tolerance ±20% | Enables predictable scaling in voltage dividers and attenuators - simplifies design margining versus mechanical potentiometers. |
Applications
| Audio Volume Control | Voltage Regulator Adjustment |
|---|---|
|
Use Scenario: Programmable attenuation of line-level audio signals in consumer audio equipment. IC Role / Device Role / Timing Role: Acts as 2-terminal variable resistor in the feedback network of an op-amp-based volume control stage. Use Value: Replaces mechanical potentiometer with digital repeatability, eliminates wear-out, and enables remote or automated gain setting via microcontroller. |
Use Scenario: Setting output voltage of adjustable linear regulators (e.g., LM317) in industrial power supplies. IC Role / Device Role / Timing Role: Functions as 3-terminal potentiometer between ADJ, OUT, and GND pins to define VOUT = 1.25V × (1 + RH/RL) + IADJ × RH. Use Value: Enables factory-programmed or field-adjustable output voltage without hardware change; retains setting across power cycles via DR0 recall. |
| Sensor Offset Trim | Filter Gain & Q Tuning |
|
Use Scenario: Nulling DC offset errors in bridge-based pressure or temperature sensor signal chains. IC Role / Device Role / Timing Role: Configured as 3-terminal potentiometer in the input stage of an instrumentation amplifier to inject compensating bias. Use Value: Achieves sub-millivolt trim resolution with 10-bit granularity; stores optimal offset value in DR0 for automatic restoration after power loss. |
Use Scenario: Dynamically adjusting center frequency and Q-factor in active Sallen-Key or state-variable filter designs. IC Role / Device Role / Timing Role: Used as variable resistance in RC time-constant networks controlling fc = 1/(2πRC) and Q = Rf/Ri in op-amp filter topologies. Use Value: Enables real-time adaptive filtering without component swapping; 100kΩ range matches common filter design values and maintains stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRMZ-100 | 256-tap, I²C interface, 100kΩ, 2.7V–5.5V, but only two nonvolatile registers and no hardware WP pin. | Lacks DR1–DR3 and dedicated write-protect; less suitable for multi-point calibration or safety-critical overwrite prevention. | Choose when lower resolution suffices and register count is not required; verify WP functionality is handled in firmware. |
| MCP45HV51-103E/MS | 256-tap, SPI interface, 100kΩ, 4.5V–20V supply, higher voltage rating but incompatible bus protocol. | Requires SPI master instead of I²C; supports higher-voltage analog rails but adds interface translation complexity. | Select for high-voltage analog systems (>5.5V) where SPI infrastructure exists and I²C bus loading is constrained. |
Compared with AD5170BRMZ-100 and MCP45HV51-103E/MS, the X9119TV14 uniquely combines 10-bit resolution, four nonvolatile registers, hardware write protection, and true I²C compatibility in a 14-lead TSSOP - making it optimal for precision, multi-parameter, and safety-aware trimming in 3.3V/5V embedded systems.
Availability
X9119TV14 is available at Aetrix Electronics and suitable for voltage regulator adjustment, audio volume control, sensor offset trimming, and active filter tuning requiring stable component supply and long-term calibration integrity.
Supply support for X9119TV14 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for industrial, communications, and computing applications.
The X9119 product line delivers digitally controlled potentiometers optimized for replacing mechanical trimmers in calibration-critical systems - emphasizing nonvolatile storage, low power, and robust 2-wire interoperability.
FAQ
What is the function of the WP pin on the X9119TV14?
The WP (Write Protect) pin on the X9119TV14 is an active-low hardware control that disables all nonvolatile writes to the four data registers (DR0–DR3) when held low. This prevents accidental overwriting of stored calibration values during normal operation or firmware updates. The X9119TV14 continues to support volatile wiper adjustments and reads regardless of WP state, ensuring safe runtime tuning while protecting persistent settings.
Does the X9119TV14 require external pull-up resistors on its I²C lines?
Yes, the X9119TV14 requires external pull-up resistors on both SDA and SCL pins because its SDA output is open-drain and SCL is a passive input. Typical values range from 2.2kΩ to 10kΩ depending on bus capacitance and speed; the device supports standard-mode I²C up to 400kHz. Pull-ups must connect to the same VCC rail used by the X9119TV14 to ensure valid logic levels and proper ACK signaling.
How does power-on recall work in the X9119TV14?
At power-up, the X9119TV14 automatically loads the contents of Data Register 0 (DR0) into the volatile Wiper Counter Register (WCR), positioning the wiper to the stored value without host intervention. This behavior is hardwired and occurs within 1ms after VCC stabilizes. The X9119TV14 relies on DR0 being pre-programmed with the desired default setting - making DR0 the sole source for power-on wiper position in the X9119TV14.
Can the X9119TV14 be used as a 2-terminal variable resistor?
Yes, the X9119TV14 can operate as a 2-terminal variable resistor by connecting either RH or RL to the wiper (RW) pin and using the remaining two terminals as the variable resistance element. In this configuration, the effective resistance ranges from near 0Ω (wiper at terminal) to 100kΩ (wiper at opposite end), with wiper resistance contributing minimally (<40Ω typ.). This mode is commonly used in current-setting or gain-control applications where a three-terminal divider is unnecessary.
What is the maximum clock frequency supported by the X9119TV14's 2-wire interface?
The X9119TV14 supports a maximum SCL clock frequency of 400kHz, compliant with standard-mode I²C specifications. Its AC timing parameters - including tCYC (2500ns), tHIGH (600ns), and tLOW (1300ns) - are fully characterized for reliable operation at this rate. Exceeding 400kHz may result in setup/hold violations or failed ACK responses, especially under capacitive bus loading or marginal VCC conditions.
X9119TV14 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 1024
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9119TV14 FAQ
1.How can I place an order for X9119TV14 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9119TV14 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9119TV14 reliable?
The price and inventory of X9119TV14 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9119TV14 is usually 5 days.
3.What payment methods are accepted for X9119TV14?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9119TV14 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9119TV14?
X9119TV14 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9119TV14 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9119TV14?
For technical support, including X9119TV14 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9119TV14 requirements.
6.How does Aetrix verify that X9119TV14 is sourced from the original manufacturer or authorized distributors?
All X9119TV14 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9119TV14 meets industry standards.
7.What is the process for return or replacement of X9119TV14?
All X9119TV14 units undergo pre-shipment inspection (PSI). If there is an issue with X9119TV14, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9119TV14 part is unused and in its original packaging.
Return procedure for X9119TV14:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9119TV14 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

