Renesas X9221AUPI
- Part No.:
- X9221AUPI
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
X9221AUPI.pdf
- Description:
- IC DGTL POT 50KOHM 64TAP 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9221AUPI from Intersil is a dual digitally controlled potentiometer (XDCP™) in 20-lead PDIP package, integrating two independent 64-tap resistor arrays with volatile wiper counter registers and four nonvolatile data registers per channel. It operates at 5V ±10%, supports -40°C to +85°C industrial temperature range, and uses a 2-wire I²C-compatible serial interface for wiper position control and storage. It replaces mechanical potentiometers in precision analog trimming applications such as sensor calibration and power supply feedback.
For engineers reviewing the X9221AUPI datasheet, X9221AUPI pinout, X9221AUPI application, or X9221AUPI equivalent, this page delivers verified electrical parameters, validated pin functions, confirmed industrial-grade operating conditions, and real-world use cases for analog signal conditioning and programmable gain control.
Technical Context
The X9221AUPI implements two independent 63-segment resistor arrays with decoded 6-bit wiper counter registers (WCR), enabling precise 64-position digital control of terminal-to-wiper resistance. Each array supports three-terminal potentiometer or two-terminal variable resistor configurations, with VH/RH–VL/RL voltage ranges up to ±5V and absolute linearity within ±1 MI.
Its 2-wire serial interface complies with I²C timing: fSCL ≤ 100 kHz, tLOW ≥ 4700 ns, tHIGH ≥ 4000 ns, and includes ACK polling for nonvolatile write completion detection. The device features global and per-pot register transfer instructions, increment/decrement wiper control, and power-up auto-recall from Data Register 0 (DR0).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual digitally controlled potentiometer (XDCP™) with nonvolatile storage |
| Resolution | 64 taps per potentiometer - enables 1.56% step resolution across full end-to-end resistance |
| End-to-End Resistance | 50 kΩ ±20% - matches standard analog feedback networks in industrial power supplies |
| Interface | 2-wire serial (I²C-compatible) - supports multi-drop bus with A0–A3 address inputs (4-bit slave address) |
| Operating Voltage | 5 V ±10% - compatible with standard 5V logic and analog rails without level shifting |
| Temperature Range | -40°C to +85°C - qualified for industrial environments including motor control and PLC modules |
| Nonvolatile Endurance | 100,000 writes per bit per register - supports field calibration cycles over product lifetime |
| Power-Up Behavior | Auto-loads DR0 into WCR - ensures repeatable startup wiper position without host initialization |
Pinout & Package
Package: 20-lead plastic dual-in-line package (PDIP), 0.300" wide, MDP0031 drawing, RoHS-compliant (Pb-free anneal option available).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 | VH0/RH0, VL0/RL0, VW0/RW0, A0, A2, VH1/RH1, VL1/RL1, VW1/RW1, SDA, VSS | Potentiometer terminals (high/low/wiper) for both channels, address inputs, bidirectional serial data, ground |
| 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 | VCC, RES, RES, RES, A1, A3, SCL, RES, RES, RES | Supply voltage; reserved pins (no connection); address inputs A1/A3; serial clock input |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent XDCP arrays | Enables simultaneous adjustment of two analog paths (e.g., differential gain and offset) without inter-channel crosstalk |
| Four nonvolatile data registers per pot | Stores up to four calibrated settings per channel - supports factory trim, user presets, and fail-safe defaults |
| Increment/Decrement wiper control | Allows fine-grained real-time tuning via clocked SCL pulses - eliminates need for host-side position calculation |
| Wiper response time | tSTPWV ≤ 1000 µs after STOP - ensures rapid analog output settling during dynamic recalibration |
| Resistor array linearity | Absolute linearity ±1 MI, relative linearity ±0.2 MI - meets precision requirements for closed-loop sensor interfaces |
| ESD tolerance | Qualified to human-body model (HBM) per JEDEC JS-001 - supports handling in standard manufacturing environments |
Applications
| Industrial Sensor Calibration | Programmable Power Supply Feedback |
|---|---|
|
Use Scenario: Calibrating offset and gain of temperature, pressure, or current sensors in PLC I/O modules. IC Role / Device Role / Timing Role: Dual XDCP acts as digitally adjustable voltage divider for sensor excitation and amplifier gain setting. Use Value: Eliminates manual potentiometer adjustment; enables automated factory calibration and field recalibration via firmware. |
Use Scenario: Setting output voltage and current limit thresholds in programmable DC power supplies. IC Role / Device Role / Timing Role: X9221AUPI provides stable, nonvolatile reference division ratios for error amplifier feedback networks. Use Value: Maintains precise output regulation across temperature (-40°C to +85°C) and retains settings through power cycles. |
| Audio Signal Level Control | Motor Drive Bias Adjustment |
|
Use Scenario: Digital volume and balance control in industrial audio monitoring systems with isolated analog front-ends. IC Role / Device Role / Timing Role: Dual potentiometer configures left/right channel attenuation and common-mode bias in op-amp stages. Use Value: Achieves <120 dBV noise floor and ±1% end-to-end resistance matching between channels. |
Use Scenario: Adjusting gate drive bias and current sense gain in servo motor controllers. IC Role / Device Role / Timing Role: X9221AUPI sets reference voltages for PWM comparator thresholds and current shunt amplifiers. Use Value: Supports 50 kΩ resistance value optimized for low-power bias networks while maintaining 3 mA max wiper current rating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 256-tap channel, I²C interface, 10 kΩ end-to-end resistance, SOIC-16 package | Lacks dual-channel integration; requires two devices for equivalent functionality | Select when higher resolution (256 taps) and lower resistance tolerance (±20% vs ±20%) are prioritized over channel count and package form factor |
| MCP42010-I/P | Dual 256-tap SPI interface, 10 kΩ, PDIP-14 package, no nonvolatile register storage | Requires external EEPROM for persistent settings; incompatible serial protocol | Choose for SPI-based systems where host lacks I²C hardware but can tolerate added memory management overhead |
Compared with AD5242BRUZ10 and MCP42010-I/P, the X9221AUPI uniquely delivers dual 64-tap channels with integrated nonvolatile storage in a 20-pin PDIP, enabling compact industrial designs requiring simultaneous analog parameter tuning without external memory or protocol translation.
Availability
X9221AUPI is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable power supply feedback, and motor drive bias adjustment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for X9221AUPI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in high-performance analog and mixed-signal ICs for industrial, computing, and communications markets.
The X9221AUPI belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically to replace electromechanical trimmers in harsh-environment analog systems requiring programmable, nonvolatile resistance adjustment.
FAQ
What is the maximum wiper current rating for the X9221AUPI?
The X9221AUPI specifies a maximum wiper current (IW) of ±3 mA per channel under recommended operating conditions. This rating ensures safe operation when used as a two-terminal variable resistor or three-terminal potentiometer with typical analog signal levels. Exceeding ±3 mA may degrade wiper resistance stability or accelerate wear. The X9221AUPI datasheet confirms this value in the Analog Characteristics table on page 9.
Does the X9221AUPI retain wiper positions after power cycling?
Yes - the X9221AUPI automatically loads the contents of Data Register 0 (DR0) into the Wiper Counter Register (WCR) at power-up, ensuring repeatable startup positions. While the WCR itself is volatile, DR0 is nonvolatile and retains its value for up to 100 years. This behavior is explicitly defined in the "Power Up Requirements" section (page 10) and "Wiper Counter Register" description (page 7) of the X9221AUPI datasheet.
Can the X9221AUPI be used with a 3.3V microcontroller I²C bus?
No - the X9221AUPI requires a 5V ±10% supply (VCC = 4.5V to 5.5V) and specifies VIH(min) = 2.0V and VIL(max) = 0.8V referenced to VSS. While 3.3V logic may meet input thresholds, the device is not characterized or guaranteed for 3.3V operation. Its absolute maximum ratings and recommended operating conditions are strictly defined for 5V systems. Using it with 3.3V I²C risks unreliable communication or latch-up.
How many unique slave addresses does the X9221AUPI support?
The X9221AUPI supports 16 unique slave addresses via the A0–A3 address inputs, which define the 4 least significant bits of the 8-bit I²C address. The most significant 4 bits are fixed as 0101 (hex 0x5), resulting in base address 0x50 through 0x5F. This allows up to 16 X9221AUPI devices on a single 2-wire bus, provided each has a distinct A0–A3 combination - confirmed in the "Device Addressing" section (page 4) and Figure 1 of the X9221AUPI datasheet.
What is the wiper resistance specification for the X9221AUPI?
The X9221AUPI specifies wiper resistance (RW) as 40 Ω to 130 Ω, measured at ±1 mA wiper current. This low on-resistance ensures minimal signal path degradation when used in voltage divider or gain-setting configurations. The value is process- and temperature-dependent, and appears in the "Analog Characteristics" table (page 9) of the official X9221AUPI datasheet FN8163 Rev 2.00.
X9221AUPI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 64
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-PDIP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9221AUPI FAQ
1.How can I place an order for X9221AUPI through Aetrix?
Please submit a Request for Quotation (RFQ) for X9221AUPI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9221AUPI reliable?
The price and inventory of X9221AUPI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9221AUPI is usually 5 days.
3.What payment methods are accepted for X9221AUPI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9221AUPI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9221AUPI?
X9221AUPI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9221AUPI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9221AUPI?
For technical support, including X9221AUPI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9221AUPI requirements.
6.How does Aetrix verify that X9221AUPI is sourced from the original manufacturer or authorized distributors?
All X9221AUPI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9221AUPI meets industry standards.
7.What is the process for return or replacement of X9221AUPI?
All X9221AUPI units undergo pre-shipment inspection (PSI). If there is an issue with X9221AUPI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9221AUPI part is unused and in its original packaging.
Return procedure for X9221AUPI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9221AUPI Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

