Renesas X9221AWSIZ
- Part No.:
- X9221AWSIZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9221AWSIZ.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,564
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9221AWSIZ from Intersil is a dual digitally controlled potentiometer (XDCP™) IC with 64-tap resolution per channel, 2-wire serial interface, and nonvolatile data register storage. It integrates two independent 2 kΩ resistor arrays in a single SOIC-20 package, supporting three-terminal potentiometer or two-terminal variable resistor configurations for precision analog control in embedded systems.
For engineers reviewing the X9221AWSIZ datasheet, X9221AWSIZ pinout, X9221AWSIZ application, or X9221AWSIZ equivalent, this device delivers deterministic wiper positioning via I²C-compatible 2-wire bus, supports up to four stored wiper positions per pot, and operates across 0°C to +70°C with 5 V ±10% supply - critical for industrial sensor calibration, audio level trimming, and programmable gain control.
Technical Context
The X9221AWSIZ implements two independent 63-segment resistor arrays with decoded 6-bit Wiper Counter Registers (WCR), enabling precise 1.6% resolution wiper positioning. Each potentiometer features volatile WCRs and four nonvolatile Data Registers (DR0–DR3), with power-up auto-load from DR0.
Its 2-wire interface uses open-drain SDA and clocked SCL pins, supports slave address configuration via A0–A3 inputs (0101xxxx format), and executes nine instruction types including Read/Write WCR, Register Transfer, and Increment/Decrement wiper commands with ACK polling for nonvolatile writes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 2 kΩ ±20% per potentiometer - defines end-to-end analog range and current handling (50 mW max at +25°C). |
| Resolution | 64 taps (6-bit) - enables 1.6% step resolution and discrete wiper positioning across full resistance range. |
| Interface | 2-wire serial (I²C-compatible) - supports multi-drop bus with configurable 4-bit slave address (A0–A3). |
| Nonvolatile Endurance | 100,000 writes per bit per register - ensures long-term reliability for field-programmable calibration storage. |
| Operating Temp | 0°C to +70°C - validated for commercial-grade embedded applications without thermal derating. |
| Supply Voltage | 5 V ±10% - requires stable regulated rail; VCC ramp rate must be 0.2–50 V/ms for reliable power-up recall. |
| Wiper Response Time | 1 ms after STOP (tSTPWV) - determines minimum latency between command completion and analog output stabilization. |
Pinout & Package
Package: 20-lead SOIC (300-mil, Pb-free), MDP0027 footprint. Dimensions: 12.8 mm × 7.5 mm × 2.35 mm (D × E × A2). RoHS compliant with matte tin termination.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 | VH0/RH0, VL0/RL0, VW0/RW0, A0, A2, VH1/RH1, VL1/RL1, VW1/RW1, SDA, VSS | Potentiometer terminals (high/low/wiper) for both channels; address inputs A0/A2; bidirectional serial data; ground reference. |
| 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 | VCC, RES, RES, RES, A1, A3, SCL, RES, RES, RES | Power supply input; reserved (no-connect) pins; address inputs A1/A3; serial clock; all RES pins must remain unconnected. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent XDCPs | Two fully isolated 2 kΩ, 64-tap resistor arrays sharing one 2-wire interface - reduces board space vs. discrete pots. |
| Register-oriented control | 8 total registers (2 WCRs + 4 DRs per pot) enable direct wiper write, position read, and nonvolatile storage of up to four settings per channel. |
| Increment/Decrement mode | Real-time wiper fine-tuning via SCL clock pulses while SDA held HIGH/LOW - eliminates host microcontroller bit-banging overhead. |
| Power-up wiper recall | Automatic load of DR0 contents into WCR at VCC stabilization - ensures repeatable startup state without host initialization. |
| End-to-end linearity | ±1 MI absolute linearity (RTOT/63) - guarantees monotonic voltage division across full tap range for precision signal scaling. |
Applications
| Audio Signal Level Control | Sensor Calibration Trimming |
|---|---|
|
Use Scenario: Adjusting gain or volume in analog audio paths of consumer receivers and professional mixers. IC Role / Device Role / Timing Role: Two-terminal variable resistor replacing mechanical potentiometers for remote digital adjustment. Use Value: Eliminates manual recalibration; supports factory-set presets stored in nonvolatile registers and recalled on power-up. |
Use Scenario: Compensating offset/gain drift in temperature, pressure, or current-sense amplifier circuits. IC Role / Device Role / Timing Role: Three-terminal potentiometer providing programmable feedback network for op-amp gain/offset tuning. Use Value: Enables one-time calibration during production using host MCU, with settings retained for product lifetime (100-year data retention). |
| Programmable Power Supply Feedback | Industrial DAC Output Scaling |
|
Use Scenario: Dynamically adjusting output voltage of switching regulators via feedback divider ratio in adaptive power systems. IC Role / Device Role / Timing Role: Dual-channel potentiometer configuring upper/lower resistor values in voltage divider networks. Use Value: Allows firmware-controlled output reconfiguration without hardware change; wiper response <1 ms enables fast loop adjustments. |
Use Scenario: Scaling full-scale output of 8–12-bit DACs to match varying sensor input ranges in PLC analog I/O modules. IC Role / Device Role / Timing Role: Precision two-terminal rheostat setting gain stage before ADC input conditioning. Use Value: Achieves <±0.2 MI relative linearity for accurate span matching; 2 kΩ value minimizes loading on low-drive DAC outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Single 10 kΩ, 256-tap I²C DCP in 16-lead TSSOP; no dual-pot integration. | Lacks second potentiometer channel; higher resolution but larger step size (0.4% vs. 1.6%) due to 10 kΩ array. | Select when single-channel high-resolution trimming is sufficient and board space permits separate devices per function. |
| MCP42010-I/P | Dual 10 kΩ, 256-tap SPI interface in 14-lead PDIP; volatile-only wiper registers (no nonvolatile DRs). | Requires external EEPROM for persistent settings; incompatible bus protocol prevents drop-in replacement. | Choose for SPI-based systems needing higher resolution and accepting added firmware complexity for nonvolatile storage. |
Compared with AD5242BRUZ10 and MCP42010-I/P, the X9221AWSIZ uniquely combines dual 2 kΩ pots, nonvolatile register storage, and 2-wire interface in SOIC-20 - optimizing for compact, self-contained analog trimming where deterministic power-up behavior and minimal host resource usage are essential.
Availability
X9221AWSIZ is available at Aetrix Electronics and suitable for industrial sensor calibration, audio level control, and programmable power supply feedback requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for X9221AWSIZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, computing, and communications markets, with ISO9001-certified manufacturing.
The X9221AWSIZ belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in automated calibration, programmable gain control, and embedded analog signal conditioning systems.
FAQ
What is the exact resistor value and tolerance for X9221AWSIZ?
The X9221AWSIZ has a nominal end-to-end resistance of 2 kΩ per potentiometer with a tolerance of ±20%, as specified in the Analog Characteristics table of the FN8163 datasheet. This value is fixed for the AWSIZ variant and confirmed in the Ordering Information table under "RTOTAL (k)".
Does X9221AWSIZ support true I²C communication?
Yes, X9221AWSIZ implements a fully compatible 2-wire serial interface with open-drain SDA and clocked SCL pins, supporting standard I²C start/stop conditions, ACK polling, and 7-bit slave addressing (with 4-bit user-configurable address bits A0–A3). It operates up to 100 kHz clock frequency.
How many nonvolatile registers does X9221AWSIZ have, and what do they store?
The X9221AWSIZ contains eight nonvolatile Data Registers - four per potentiometer (DR0–DR3). These store wiper positions or system parameters; DR0 is automatically loaded into the Wiper Counter Register (WCR) at power-up, ensuring repeatable startup behavior without host intervention.
Can X9221AWSIZ operate from a 3.3 V supply?
No, X9221AWSIZ is rated only for 5 V ±10% operation (4.5 V to 5.5 V), as stated in the Recommended Operating Conditions section. Using 3.3 V violates the absolute minimum VCC specification and will result in unreliable register access and wiper positioning.
What is the maximum wiper current rating for X9221AWSIZ?
The X9221AWSIZ specifies a maximum wiper current (IW) of ±3 mA per potentiometer, as defined in the Analog Characteristics table. Exceeding this limit risks degradation of wiper resistance (typical 40–130 Ω) and long-term endurance beyond the rated 100,000 writes per bit.
X9221AWSIZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 40
X9221AWSIZ FAQ
1.How can I place an order for X9221AWSIZ through Aetrix?
Please submit a Request for Quotation (RFQ) for X9221AWSIZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9221AWSIZ reliable?
The price and inventory of X9221AWSIZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9221AWSIZ is usually 5 days.
3.What payment methods are accepted for X9221AWSIZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9221AWSIZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9221AWSIZ?
X9221AWSIZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9221AWSIZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9221AWSIZ?
For technical support, including X9221AWSIZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9221AWSIZ requirements.
6.How does Aetrix verify that X9221AWSIZ is sourced from the original manufacturer or authorized distributors?
All X9221AWSIZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9221AWSIZ meets industry standards.
7.What is the process for return or replacement of X9221AWSIZ?
All X9221AWSIZ units undergo pre-shipment inspection (PSI). If there is an issue with X9221AWSIZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9221AWSIZ part is unused and in its original packaging.
Return procedure for X9221AWSIZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9221AWSIZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

