Renesas X9250TS24Z
- Part No.:
- X9250TS24Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9250TS24Z.pdf
- Description:
- IC DGT POT 100KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250TS24Z from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, dual analog supply support (V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V), and 100kΩ end-to-end resistance. It integrates nonvolatile wiper position storage, four independent data registers per pot, and operates across 0°C to +70°C in a Pb-free 24-lead SOIC package - used for precision gain/offset trimming in programmable instrumentation amplifiers.
For engineers reviewing the X9250TS24Z datasheet, X9250TS24Z pinout, X9250TS24Z application, or X9250TS24Z equivalent, key selection criteria include its dual-supply ±2.7V analog rail compatibility, 40Ω typical wiper resistance at 5V, <5µA standby current, SPI command set for wiper increment/decrement and register transfer, and RoHS-compliant Pb-free packaging with M24.3 footprint.
Technical Context
The X9250TS24Z implements four independent 255-segment resistor arrays, each controlled by an 8-bit volatile Wiper Counter Register (WCR) decoded to select one of 256 tap points. Each array supports three-terminal potentiometer or two-terminal variable resistor configurations via VH/RH, VL/RL, and VW/RW pins.
Nonvolatile storage uses four 8-bit Data Registers (DR0–DR3) per pot, with write cycles requiring CS high-to-low transition and completing in ≤10ms. The device supports global and individual register transfers, read status (WIP bit), and hardware write protection via the WP pin - all synchronized to SPI clock (SCK) with rising-edge input and falling-edge output timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range (VCC) | 2.7V to 5.5V - enables direct interfacing with 3.3V or 5V microcontrollers without level-shifting. |
| Analog Supplies | V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V - supports true bipolar signal conditioning in op-amp feedback networks. |
| Resolution | 256 taps (0.4% step size) - provides 8-bit granularity for precise gain calibration in sensor front-ends. |
| Wiper Resistance | 40Ω typical at VCC = 5V - minimizes loading error when used as a voltage divider in high-impedance circuits. |
| Standby Current | <5µA total package - suitable for battery-powered systems requiring low-quiescent power during idle states. |
| Data Retention | 100 years - ensures long-term calibration stability without periodic refresh or backup power. |
| Endurance | 100,000 data changes per bit per register - supports frequent recalibration in automated test equipment. |
Pinout & Package
Package: 24-lead SOIC (300 mil), Pb-free, M24.3 footprint, body dimensions 15.4mm × 7.5mm × 2.3mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 S0 | Serial Output | Three-state SPI data output; driven on falling SCK edge; high-impedance when CS high. |
| 2 A0 | Device Address LSB | Configures slave address bits A1:A0; allows up to 4 X9250 devices on same SPI bus. |
| 3 VW3/RW3 | Potentiometer 3 Wiper | Output terminal for pot 3; connects to one switch in 255-resistor array based on WCR value. |
| 4 V+ | Analog Positive Supply | Bias for RH/VH terminals and internal analog switches; must exceed all VH/RH voltages. |
| 5 VCC | Digital/System Supply | Powers SPI interface, control logic, and register circuitry; independent of analog rails. |
| 6 VL0/RL0 | Potentiometer 0 Low Terminal | Fixed end of pot 0 array; tied to V– or ground depending on configuration. |
| 7 HOLD | Serial Communication Pause | Halts SPI transaction mid-sequence without resetting state; requires SCK low to assert. |
| 8 SCK | Serial Clock Input | Drives SPI timing; rising edge latches SI data, falling edge clocks SO data. |
| 9 VL2/RL2 | Potentiometer 2 Low Terminal | Fixed end of pot 2 array; referenced to V– for bipolar operation. |
| 10 VH2/RH2 | Potentiometer 2 High Terminal | Fixed end of pot 2 array; referenced to V+ for bipolar operation. |
| 11 VW2/RW2 | Potentiometer 2 Wiper | Adjustable output node for pot 2; voltage scales linearly between VL2 and VH2. |
| 12 V– | Analog Negative Supply | Bias for VL/RL terminals and internal analog switches; must be lower than all VL/RL voltages. |
| 13 VSS | Digital Ground | Reference for VCC, SI, SO, SCK, CS, HOLD, WP, A0, A1; isolated from analog ground planes. |
| 14 VW1/RW1 | Potentiometer 1 Wiper | Adjustable output node for pot 1; supports real-time tuning via SPI increment/decrement. |
| 15 VH1/RH1 | Potentiometer 1 High Terminal | Fixed end of pot 1 array; connects to V+ for unipolar or bipolar signal paths. |
| 16 VL1/RL1 | Potentiometer 1 Low Terminal | Fixed end of pot 1 array; connects to V– or VSS depending on application topology. |
| 17 CS | Chip Select Input | Active-low enable; must transition HIGH→LOW before any SPI operation; places device in standby when HIGH. |
| 18 A1 | Device Address MSB | Configures slave address bits A1:A0; ties to VCC/VSS or driven by GPIO for multi-device addressing. |
| 19 SI | Serial Input | SPI data input; latched on rising SCK edge; supports shared SO/SI bus with tri-state control. |
| 20 WP | Hardware Write Protect | Low disables nonvolatile writes to DR0–DR3; prevents accidental calibration overwrite during operation. |
| 21 VH3/RH3 | Potentiometer 3 High Terminal | Fixed end of pot 3 array; referenced to V+ for consistent full-scale range. |
| 22 VL3/RL3 | Potentiometer 3 Low Terminal | Fixed end of pot 3 array; referenced to V– for symmetric bipolar adjustment. |
| 23 VH0/RH0 | Potentiometer 0 High Terminal | Fixed end of pot 0 array; used with VL0 to define voltage divider range. |
| 24 VW0/RW0 | Potentiometer 0 Wiper | Primary adjustment node for pot 0; loaded into WCR at power-up from DR0. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 256-tap XDCP arrays | Enables simultaneous gain, offset, bandwidth, and threshold tuning in single-chip analog signal chains. |
| SPI-compatible serial interface | Reduces MCU pin count vs. parallel control; supports daisy-chain or shared SO/SI wiring. |
| Four nonvolatile data registers per pot | Stores multiple calibration profiles (e.g., temperature-compensated sets) without external EEPROM. |
| Hardware write protect (WP) | Prevents unintended DR writes during system runtime - critical for field-deployed medical or industrial gear. |
| Dual analog supplies (V+/V–) | Supports true bipolar operation down to ±2.7V, enabling rail-to-rail signal conditioning in ±3.3V systems. |
| 100-year data retention | Eliminates need for battery-backed RAM or periodic recalibration in infrastructure monitoring systems. |
Applications
| Instrumentation Amplifier Gain Trim | Programmable Voltage Reference |
|---|---|
|
Use Scenario: Precision DC-coupled sensor signal conditioning in portable gas analyzers where gain must be calibrated per sensor unit. IC Role / Device Role / Timing Role: X9250TS24Z acts as digitally adjustable feedback resistor in INA128-style instrumentation amplifier, replacing mechanical trimpots. Use Value: Enables factory calibration storage in DR0 and field recalibration via SPI without opening enclosure - reducing service downtime. |
Use Scenario: Adjustable reference voltage generation for 16-bit SAR ADCs in data acquisition modules with varying input ranges. IC Role / Device Role / Timing Role: X9250TS24Z serves as R2 in LM317-based adjustable reference, with VH0/VL0 tied to V+/V– and VW0 feeding ADJ pin. Use Value: Achieves 0.4% step resolution over 0–5V range, supporting 12 distinct full-scale settings stored across DR0–DR3. |
| Comparator Hysteresis Control | Bipolar Op-Amp Offset Nulling |
|
Use Scenario: Adaptive hysteresis setting in window comparators for motor phase detection under varying EMI conditions. IC Role / Device Role / Timing Role: X9250TS24Z configures positive/negative feedback resistors (R1/R2) around LM393 to dynamically adjust trip thresholds. Use Value: Allows real-time hysteresis widening during startup surges and narrowing during steady-state - improving noise immunity and accuracy. |
Use Scenario: Zero-drift nulling in dual-supply TL072-based active filters used in audio spectrum analyzers. IC Role / Device Role / Timing Role: X9250TS24Z replaces manual offset trimmer with VH1/VL1 connected to ±12V rails and VW1 injecting correction current into op-amp input. Use Value: Supports ±2.7V analog supply rails and achieves sub-mV nulling precision using 256-step resolution - eliminating manual calibration labor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 256-tap, 10kΩ end-to-end, single 2.7–5.5V supply, no V+/V– dual-rail support. | Limited to unipolar signal paths; cannot replace X9250TS24Z in bipolar op-amp configurations. | Select when only unipolar adjustment is needed and board space favors TSSOP-24 (same footprint). |
| MCP42050-I/P | Quad 256-tap, 50kΩ end-to-end, SPI interface, 2.7–5.5V single supply, no nonvolatile register storage. | Volatile-only wiper position; loses setting on power cycle - requires host MCU to reload at startup. | Choose for cost-sensitive consumer applications where recalibration at boot is acceptable. |
Compared with AD5204BRUZ10 and MCP42050-I/P, the X9250TS24Z uniquely supports true bipolar analog operation via independent V+/V– rails and retains calibration indefinitely in nonvolatile registers - making it irreplaceable in field-deployed test equipment requiring zero-maintenance precision.
Availability
X9250TS24Z is available at Aetrix Electronics and suitable for programmable instrumentation, industrial sensor interfaces, and medical device calibration systems requiring stable component supply across extended product lifecycles.
Supply support for X9250TS24Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog ICs for precision signal conditioning, power management, and interface applications.
The X9250TS24Z belongs to Intersil's XDCP™ family, engineered specifically for replacing mechanical potentiometers in systems demanding programmable, nonvolatile, and low-noise analog adjustment - especially in harsh-environment industrial and test equipment.
FAQ
What is the operating temperature range for the X9250TS24Z?
The X9250TS24Z is rated for 0°C to +70°C operation, as confirmed in the Ordering Information table (X9250TS24Z-2.7 variant). This commercial-grade range suits indoor instrumentation, lab equipment, and consumer-grade test fixtures where ambient thermal stress is controlled. The X9250TS24I-2.7 variant extends to –40°C to +85°C for industrial deployment.
Does the X9250TS24Z support true bipolar analog operation?
Yes, the X9250TS24Z supports true bipolar analog operation via dedicated V+ (+2.7V to +5.5V) and V– (–2.7V to –5.5V) supply pins. This allows VH/RH terminals to reference V+, VL/RL to reference V–, and wiper outputs to swing fully between rails - enabling use in dual-supply op-amp circuits like offset nulling and hysteresis control without level-shifting.
How many nonvolatile data registers does the X9250TS24Z provide per potentiometer?
The X9250TS24Z provides four independent 8-bit nonvolatile Data Registers (DR0 through DR3) for each of its four potentiometers. These registers retain wiper positions for up to 100 years and support direct SPI read/write, global transfer to Wiper Counter Registers, and power-up recall from DR0 - enabling multi-point calibration storage.
What is the maximum SPI clock frequency supported by the X9250TS24Z?
The X9250TS24Z supports a maximum SPI clock frequency of 2.0 MHz, as specified in the AC Timing section (fSCK parameter). This allows fast wiper updates (e.g., <10µs response after load instruction) and efficient register transfers while maintaining robust noise immunity in electrically noisy industrial environments.
Is hardware write protection available on the X9250TS24Z?
Yes, the X9250TS24Z includes a dedicated Hardware Write Protect (WP) pin. When WP is held LOW, all nonvolatile writes to the Data Registers (DR0–DR3) are disabled - preventing accidental overwrites of factory-calibrated settings during system operation or firmware updates. This feature is critical for field-reliable medical and test equipment.
X9250TS24Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250TS24Z FAQ
1.How can I place an order for X9250TS24Z through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250TS24Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250TS24Z reliable?
The price and inventory of X9250TS24Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250TS24Z is usually 5 days.
3.What payment methods are accepted for X9250TS24Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250TS24Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250TS24Z?
X9250TS24Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250TS24Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250TS24Z?
For technical support, including X9250TS24Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250TS24Z requirements.
6.How does Aetrix verify that X9250TS24Z is sourced from the original manufacturer or authorized distributors?
All X9250TS24Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250TS24Z meets industry standards.
7.What is the process for return or replacement of X9250TS24Z?
All X9250TS24Z units undergo pre-shipment inspection (PSI). If there is an issue with X9250TS24Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250TS24Z part is unused and in its original packaging.
Return procedure for X9250TS24Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250TS24Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

