Renesas X9250TS24Z-2.7
- Part No.:
- X9250TS24Z-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
X9250TS24Z-2.7.pdf
- Description:
- IC DGT POT 100KOHM 256TAP 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,377
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250TS24Z-2.7 from Intersil is a quad digitally controlled potentiometer (XDCP™) IC with 256-tap resolution per channel, SPI serial interface, and dual analog supply support (V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V). It integrates four independent 100kΩ resistor arrays, nonvolatile wiper position storage, and operates across 0°C to +70°C in a Pb-free 24-lead SOIC package - used for precision voltage divider calibration in programmable power supplies.
For engineers reviewing the X9250TS24Z-2.7 datasheet, X9250TS24Z-2.7 pinout, X9250TS24Z-2.7 application, or X9250TS24Z-2.7 equivalent, this device delivers deterministic wiper positioning via SPI, low 40Ω typical wiper resistance at 5V, <5µA standby current, and high-reliability nonvolatile register retention (100 years, 100k write cycles), critical for embedded recalibration and factory-trimmed analog systems.
Technical Context
The X9250TS24Z-2.7 implements four independent 255-segment CMOS resistor arrays, each controlled by an 8-bit volatile Wiper Counter Register (WCR) and four 8-bit nonvolatile Data Registers (DR0–DR3). Wiper position is updated via SPI instructions including direct WCR load, DR-to-WCR transfer, and real-time increment/decrement mode.
It supports true dual-supply operation: V+ and V– define the analog rail range (±2.7V to ±5.5V), while VCC powers the digital core (2.7V–5.5V). Hardware write protection (WP pin) disables nonvolatile writes, and HOLD enables serial communication pause without reset - enabling robust integration into multi-device SPI buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100kΩ per potentiometer - sets full-scale voltage division range and current handling (50mW rating per pot) |
| Resolution | 256 taps (0.4% step size) - enables precise 8-bit-controlled analog adjustment without external DACs |
| Wiper resistance | 40Ω typical at VCC = 5V - minimizes signal path error in low-impedance feedback loops |
| Supply ranges | VCC = 2.7V–5.5V; V+ = +2.7V–+5.5V; V– = –2.7V––5.5V - supports bipolar analog signal conditioning from single 3.3V/5V rails |
| Nonvolatile endurance | 100,000 data changes per bit per register - ensures field recalibration viability over product lifetime |
| Standby current | <5µA total package - enables always-on trim capability in battery-backed or low-power systems |
| SPI clock max | 2MHz - compatible with standard microcontroller SPI peripherals without timing constraints |
Pinout & Package
Package: 24-lead SOIC (300 mil), Pb-free, RoHS-compliant (M24.3 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 S0 | Serial Output | Data output during read operations; high-impedance when CS high - enables shared bus topology |
| 2 A0 | Device Address LSB | Configures 2-bit slave address; allows up to 4 X9250 devices on one SPI bus |
| 3 VW3/RW3 | Potentiometer 3 wiper | Output node of third resistor array; connects to feedback or gain-setting point |
| 4 V+ | Analog positive supply | Defines upper rail for all four potentiometers; must be ≥ |V–| and ≤ +5.5V |
| 5 VCC | Digital system supply | Power for SPI interface and control logic; independent of analog rails |
| 6 VL0/RL0 | Potentiometer 0 low terminal | Fixed end of first resistor array; tied to reference (e.g., ground or negative rail) |
| 7 HOLD | Serial communication hold | Pauses ongoing SPI transfer without resetting state - useful for interrupt servicing |
| 8 SCK | Serial clock input | Clocks data in/out on rising/falling edges; 2MHz max frequency |
| 9 VL2/RL2 | Potentiometer 2 low terminal | Fixed end of third resistor array; supports independent biasing per channel |
| 10 VH2/RH2 | Potentiometer 2 high terminal | Fixed end of third resistor array; connects to positive analog rail or signal source |
| 11 VW2/RW2 | Potentiometer 2 wiper | Adjustable tap point for third pot; routed to op-amp input or ADC reference |
| 12 V– | Analog negative supply | Defines lower rail for all four potentiometers; must be ≤ –2.7V and ≥ –5.5V |
| 13 VSS | Digital ground | Reference for VCC and digital I/O; separate from analog grounds for noise isolation |
| 14 VW1/RW1 | Potentiometer 1 wiper | Adjustable tap point for second pot; used in dual-loop compensation networks |
| 15 VH1/RH1 | Potentiometer 1 high terminal | Fixed end of second resistor array; connects to regulated voltage or signal source |
| 16 VL1/RL1 | Potentiometer 1 low terminal | Fixed end of second resistor array; configurable as AC-coupled or DC-biased node |
| 17 CS | Chip select | Active-low enable; must transition HIGH→LOW before any SPI command |
| 18 A1 | Device address MSB | Completes 2-bit slave address with A0; determines SPI address match |
| 19 SI | Serial input | Accepts instruction, address, and data bytes; latched on rising SCK edge |
| 20 WP | Hardware write protect | LOW disables nonvolatile writes to DR registers - prevents accidental calibration loss |
| 21 VH3/RH3 | Potentiometer 3 high terminal | Fixed end of fourth resistor array; supports independent high-side referencing |
| 22 VL3/RL3 | Potentiometer 3 low terminal | Fixed end of fourth resistor array; enables differential or floating configurations |
| 23 VW0/RW0 | Potentiometer 0 wiper | Primary adjustable node for first pot; commonly used for output voltage setpoint |
| 24 VH0/RH0 | Potentiometer 0 high terminal | Fixed end of first resistor array; ties to main output or reference voltage |
Key Features
| Feature | Design Value |
|---|---|
| Quad 256-tap XDCP arrays | Enables simultaneous trimming of four analog paths (e.g., multi-rail power supplies) in one IC |
| Nonvolatile wiper storage (DR0) | Restores last calibrated setting at power-up - eliminates boot-time reinitialization |
| SPI-compatible serial interface | Reduces MCU pin count vs. parallel control; supports daisy-chain or multi-drop configurations |
| Independent analog supply rails (V+/V–) | Supports true bipolar operation (±2.7V) without level-shifting circuitry |
| Hardware write protect (WP pin) | Prevents unintended DR register corruption during firmware updates or brown-out events |
| Low 40Ω typical wiper resistance | Minimizes insertion error in precision gain-setting applications (e.g., instrumentation amplifiers) |
Applications
| Programmable Power Supply Calibration | Multi-Channel Sensor Signal Conditioning |
|---|---|
Use Scenario: Adjusting output voltage setpoints and current limits in isolated DC-DC modules with microcontroller supervision. IC Role / Device Role / Timing Role: Four-potentiometer acts as digitally programmable voltage divider for feedback networks and current-sense amplifier gain. Use Value: Enables factory and field calibration without manual potentiometers; retains settings across power cycles. |
Use Scenario: Scaling and offsetting outputs from four temperature, pressure, or current sensors in industrial data acquisition systems. IC Role / Device Role / Timing Role: Each potentiometer configures gain/offset for one sensor channel's analog front-end amplifier. Use Value: Eliminates discrete resistor networks and manual trims; supports software-defined sensor ranges. |
| Audio Channel Balance Control | Embedded System Reference Voltage Tuning |
Use Scenario: Implementing digital volume and balance control in multi-channel audio codecs or amplifier modules. IC Role / Device Role / Timing Role: Two pots serve as left/right channel attenuators; two others adjust master gain and bass/treble filters. Use Value: Provides silent, glitch-free attenuation steps via SPI; avoids mechanical wear and contact noise. |
Use Scenario: Fine-tuning internal ADC reference voltages and comparator thresholds in microcontroller-based controllers. IC Role / Device Role / Timing Role: One pot sets VREF for 12-bit ADC; another adjusts hysteresis threshold for system reset monitoring. Use Value: Compensates for component tolerances and temperature drift without hardware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10kΩ pot, I²C interface, 128 taps, no dual-supply analog rails | Limited to unipolar operation (0V–VDD); lacks V+/V– support for bipolar signal paths | Select for cost-sensitive, low-voltage (≤3.3V) I²C systems where bipolar range is unnecessary |
| MCP42050-I/P | Quad 50kΩ pot, SPI interface, 256 taps, single-supply only (VDD/VSS) | No V+/V– pins; analog section referenced to VSS - cannot handle negative input signals | Choose when operating exclusively with positive rails and requiring RoHS-compliant DIP packaging |
Compared with AD5204BRUZ10 and MCP42050-I/P, the X9250TS24Z-2.7 uniquely supports true bipolar analog operation via dedicated V+/V– supplies, making it the only option among the three suitable for precision trimming in ±5V or ±3.3V signal chains without external level shifters.
Availability
X9250TS24Z-2.7 is available at Aetrix Electronics and suitable for programmable power supplies, sensor signal conditioning, audio channel balancing, and embedded reference voltage tuning requiring stable component supply and long-term calibration integrity.
Supply support for X9250TS24Z-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs focused on power management, precision analog, and interface solutions.
The X9250 series was developed as a family of digitally controlled potentiometers targeting recalibratable analog subsystems in industrial, telecom, and embedded computing applications - emphasizing nonvolatile memory, low power, and robust SPI control.
FAQ
What is the absolute maximum voltage rating for the V+ and V– pins of the X9250TS24Z-2.7?
The X9250TS24Z-2.7 specifies absolute maximum ratings of +10V on V+ and –10V on V–, with a maximum differential (V+) – (V–) of 12V. However, the recommended operating range is +2.7V to +5.5V for V+ and –2.7V to –5.5V for V–. Exceeding these recommended values risks permanent damage despite the higher absolute limits.
Does the X9250TS24Z-2.7 retain its wiper position after power cycling?
Yes - the X9250TS24Z-2.7 automatically loads the contents of Data Register 0 (DR0) into the Wiper Counter Register (WCR) at power-up. Since DR0 is nonvolatile and retains data for 100 years, the last stored wiper position is restored reliably across power cycles without host intervention.
Can the X9250TS24Z-2.7 operate with only a single positive supply (e.g., VCC = 3.3V, V+ = 3.3V, V– = 0V)?
Yes - the X9250TS24Z-2.7 supports unipolar operation: V– may be tied to VSS (0V) while V+ is set to the desired positive rail (e.g., 3.3V or 5V). The datasheet explicitly lists V– = 0V as valid within the "X9250-2.7" variant's operating conditions, enabling use in standard single-supply systems.
How many devices can share the same SPI bus with the X9250TS24Z-2.7?
Up to four X9250TS24Z-2.7 devices can share one SPI bus using the A0 and A1 address pins to configure unique 2-bit slave addresses. Each device responds only when its address matches the two LSBs of the 8-bit ID byte sent by the master controller.
What is the wiper resistance specification for the X9250TS24Z-2.7, and how does it affect circuit accuracy?
The X9250TS24Z-2.7 has a typical wiper resistance of 40Ω at VCC = 5V (max 250Ω). This resistance introduces series error in voltage divider configurations - for example, in a 100kΩ pot with wiper at mid-scale, 40Ω adds ~0.04% gain error. Designers must account for this in high-precision feedback paths or buffer the wiper output.
X9250TS24Z-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-SOIC
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250TS24Z-2.7 FAQ
1.How can I place an order for X9250TS24Z-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250TS24Z-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250TS24Z-2.7 reliable?
The price and inventory of X9250TS24Z-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250TS24Z-2.7 is usually 5 days.
3.What payment methods are accepted for X9250TS24Z-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250TS24Z-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250TS24Z-2.7?
X9250TS24Z-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250TS24Z-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250TS24Z-2.7?
For technical support, including X9250TS24Z-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250TS24Z-2.7 requirements.
6.How does Aetrix verify that X9250TS24Z-2.7 is sourced from the original manufacturer or authorized distributors?
All X9250TS24Z-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250TS24Z-2.7 meets industry standards.
7.What is the process for return or replacement of X9250TS24Z-2.7?
All X9250TS24Z-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9250TS24Z-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250TS24Z-2.7 part is unused and in its original packaging.
Return procedure for X9250TS24Z-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250TS24Z-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

