Renesas X9250TV24
- Part No.:
- X9250TV24
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9250TV24.pdf
- Description:
- IC DGT POT 100KOHM 256TP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250TV24 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, and dual analog supply rails (V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V). It integrates four independent 100kΩ potentiometers in a single 24-lead TSSOP package, supports nonvolatile wiper position storage, and delivers <5µA standby current - ideal for precision biasing and gain control in industrial sensor signal conditioning circuits.
For engineers reviewing the X9250TV24 datasheet, X9250TV24 pinout, X9250TV24 application, or X9250TV24 equivalent, this device offers verified quad-channel digital potentiometry with ±0.4% resolution, hardware write protection (WP), HOLD functionality for SPI pause/resume, and guaranteed 100-year data retention in its four nonvolatile registers per potentiometer.
Technical Context
The X9250TV24 implements four independent resistor arrays, each with 255 discrete segments and CMOS-switched wiper taps controlled by an 8-bit volatile Wiper Counter Register (WCR). Each array supports three-terminal potentiometer or two-terminal variable resistor configurations, with VH/RH and VL/RL pins serving as fixed terminals and VW/RW as the programmable wiper output.
Its SPI interface operates at up to 2MHz with full instruction set support including read/write WCR and Data Registers (DR0–DR3), global transfers, and real-time increment/decrement via SI-driven clock pulses. Nonvolatile writes require CS high-to-low transition and complete within 10ms, with WIP bit monitoring available via Read Status command.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100kΩ per potentiometer - defines maximum voltage division range and sets minimum load impedance for stable operation. |
| Resolution | 256 taps (0.4% step size) - enables precise 8-bit-controlled analog adjustment without external DAC or microcontroller PWM filtering. |
| V+ / V– supply range | +2.7V to +5.5V / –2.7V to –5.5V - supports true bipolar signal handling (±12V compatible with appropriate external buffering). |
| Standby current | <5µA total package - enables battery-backed or low-power remote sensor nodes with infrequent calibration cycles. |
| Nonvolatile endurance | 100,000 data changes per bit per register - ensures reliable lifetime in systems requiring periodic recalibration or user-adjustable presets. |
| Wiper resistance | 40Ω typical at VCC = 5V - minimizes insertion error in precision voltage divider applications where wiper loading affects accuracy. |
| SPI clock frequency | 2MHz max - allows fast reconfiguration during system initialization or dynamic gain switching without interrupt latency concerns. |
Pinout & Package
Package: 24-lead TSSOP (4.4mm width, MDP0044 footprint), RoHS-compliant Pb-free plus anneal finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 S0 | Serial Output | Data output during read operations; tri-state when CS high - enables shared bus wiring with other SPI peripherals. |
| 2 A0 | Device Address LSB | Configures slave address bits A1:A0; allows up to 4 X9250TV24 devices on same SPI bus without address conflict. |
| 3 VW3/RW3 | Potentiometer 3 wiper | Output node for Pot 3; connects to internal switch array - used as adjustable tap point in feedback or bias networks. |
| 4 V+ | Analog positive supply | Provides bias for all four potentiometer arrays; must be ≥ |V–| and ≤ VCC + 0.5V for proper rail-to-rail operation. |
| 5 VCC | Digital supply | Supplies logic core and SPI interface; 2.7V–5.5V range matches V+ limits - simplifies single-supply system design. |
| 6 VL0/RL0 | Potentiometer 0 low terminal | Fixed end of Pot 0 resistor array - tied to system ground or negative reference to define lower voltage boundary. |
| 7 HOLD | SPI communication pause | Halts ongoing SPI transfer without resetting sequence; requires SCK low before assertion - prevents bus contention during MCU interrupts. |
| 8 SCK | Serial clock input | Clocks data in/out on rising/falling edges; timing-critical path - must meet tSU/tH (50ns/75ns) for reliable 2MHz operation. |
| 9 VL2/RL2 | Potentiometer 2 low terminal | Fixed end of Pot 2 array - independently configurable for multi-channel sensor offset correction. |
| 10 VH2/RH2 | Potentiometer 2 high terminal | Fixed end of Pot 2 array - accepts positive or negative voltage up to V+/V– rails for bipolar signal routing. |
| 11 VW2/RW2 | Potentiometer 2 wiper | Adjustable output of Pot 2 - directly interfaces with op-amp inputs or ADC reference dividers without external buffering. |
| 12 V– | Analog negative supply | Bias for analog section; enables true bipolar operation down to –5.5V - critical for audio, instrumentation, and motor control feedback. |
| 13 VSS | Digital ground | Reference for SPI logic and internal registers - must be connected to system ground; separate analog/digital grounding recommended. |
| 14 VW1/RW1 | Potentiometer 1 wiper | Adjustable output of Pot 1 - supports independent gain control in multi-stage amplifiers or differential receiver biasing. |
| 15 VH1/RH1 | Potentiometer 1 high terminal | Fixed end of Pot 1 array - configurable as positive or negative rail reference depending on application topology. |
| 16 VL1/RL1 | Potentiometer 1 low terminal | Fixed end of Pot 1 array - provides dedicated low-side connection for channel-specific DC offset nulling. |
| 17 CS | Chip select | Active-low enable; must transition HIGH→LOW before any SPI transaction - initiates device wake-up from standby mode. |
| 18 A1 | Device Address MSB | Completes 2-bit slave address; combined with A0, selects one of four possible addresses (00–11) on shared SPI bus. |
| 19 SI | Serial Input | Accepts instruction bytes, addresses, and data; latched on rising SCK edge - supports daisy-chaining when SO/SI are wired together. |
| 20 WP | Hardware write protect | Low-active lock for nonvolatile registers; prevents accidental DR0–DR3 overwrites during firmware updates or field service. |
| 21 VH3/RH3 | Potentiometer 3 high terminal | Fixed end of Pot 3 array - used for programmable threshold setting in comparator hysteresis or window detection circuits. |
| 22 VL3/RL3 | Potentiometer 3 low terminal | Fixed end of Pot 3 array - establishes reference point for adjustable trip-point generation in safety-critical monitoring systems. |
| 23 VH0/RH0 | Potentiometer 0 high terminal | Fixed end of Pot 0 array - commonly tied to V+ or external positive reference for unidirectional voltage scaling. |
| 24 VW0/RW0 | Potentiometer 0 wiper | Primary adjustable output; loaded with DR0 at power-up - ensures repeatable startup state without host initialization delay. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 256-tap potentiometers | Enables simultaneous calibration of multiple analog paths (e.g., multi-channel sensor front-ends) without discrete component count increase. |
| Nonvolatile wiper storage (DR0–DR3) | Retains last-set positions across power cycles - eliminates need for boot-time host reprogramming or external EEPROM. |
| SPI-compatible interface with HOLD/CS control | Supports seamless integration into existing microcontroller SPI peripherals while allowing safe interruption during long nonvolatile writes. |
| Hardware write protection (WP pin) | Prevents unintended register corruption during firmware updates or brown-out conditions - critical for medical and industrial safety compliance. |
| 100-year data retention | Guarantees long-term reliability in infrastructure equipment (e.g., base station RF biasing, power supply trimming) without maintenance. |
| Dual analog supplies (V+/V–) | Permits true bipolar operation (±5.5V) - essential for AC-coupled signal chains, audio volume control, and precision instrumentation amplifiers. |
Applications
| Instrumentation Amplifier Gain Control | Multi-Channel Sensor Offset Calibration |
|---|---|
Use Scenario: Adjusting gain in a 4-channel thermocouple amplifier with cold-junction compensation. IC Role / Device Role / Timing Role: X9250TV24 acts as four independent programmable feedback resistors in noninverting amplifier configurations, one per channel. Use Value: Enables factory-trimmed gain matching (±0.4% resolution) and field recalibration without hardware modification or soldering. |
Use Scenario: Nulling DC offsets across four pressure transducer outputs in an automotive brake control module. IC Role / Device Role / Timing Role: X9250TV24 serves as four 2-terminal variable resistors in op-amp summing junctions to inject compensating currents. Use Value: Achieves sub-mV offset correction stability over –40°C to +85°C with 100-year nonvolatile storage of calibrated values. |
| Programmable Hysteresis Comparator | Bipolar Audio Volume Control |
Use Scenario: Setting upper/lower thresholds in a window comparator for battery voltage monitoring in UPS systems. IC Role / Device Role / Timing Role: X9250TV24 configures two independent potentiometers as voltage dividers feeding comparator reference inputs. Use Value: Allows dynamic hysteresis width adjustment via SPI during runtime - supports adaptive battery charge/discharge profiles. |
Use Scenario: Implementing digital volume control in a professional audio mixer with balanced ±12V signal paths. IC Role / Device Role / Timing Role: X9250TV24 operates as dual 3-terminal potentiometers (one per stereo channel) with V+/V– rails referenced to ±12V. Use Value: Delivers true bipolar attenuation (0dB to –60dB) with <150Ω wiper resistance - preserves signal integrity and channel separation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ100 | Single 256-tap 100kΩ pot; I²C interface; no dual analog supplies (VDD only); 24-lead TSSOP. | Lacks bipolar operation capability and quad-channel integration - requires four devices for equivalent channel count. | Select when I²C bus is preferred and bipolar analog range is unnecessary; verify layout compatibility with different pinout. |
| MCP42050-I/SL | Dual 256-tap 50kΩ pots; SPI interface; single 2.7–5.5V supply; 14-lead SOIC package. | Half the channel count and lower resistance value; no V+/V– rails - unsuitable for true bipolar signal conditioning. | Choose for cost-sensitive dual-channel applications with unipolar signals; confirm 50kΩ impedance matches circuit requirements. |
Compared with AD5242BRUZ100 and MCP42050-I/SL, the X9250TV24 uniquely delivers quad-channel 100kΩ potentiometry with bipolar analog supply support in a single 24-lead TSSOP, enabling compact, high-precision calibration of multi-sensor systems without external level-shifting or discrete component duplication.
Availability
X9250TV24 is available at Aetrix Electronics and suitable for industrial sensor calibration, medical instrumentation signal conditioning, and telecom line-card biasing requiring stable component supply and long-term parameter retention.
Supply support for X9250TV24 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for precision power management, thermal sensing, and interface applications.
The X9250TV24 belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in harsh-environment systems requiring long-term stability, programmability, and nonvolatile memory.
FAQ
What is the power-up behavior of the X9250TV24 wiper positions?
Upon power-up, the X9250TV24 automatically loads the contents of Data Register 0 (DR0) for each potentiometer into its corresponding volatile Wiper Counter Register (WCR). This ensures repeatable startup states without host intervention. The recall occurs only after all supplies (VCC, V+, V–) stabilize, with tPUW = 5ms minimum delay required before issuing the first write command to preserve DR0 integrity.
Can the X9250TV24 operate with unipolar analog supplies?
Yes, the X9250TV24 supports unipolar operation: configure V– = VSS (0V) and V+ = VCC (2.7V–5.5V). In this mode, it functions as a standard 0–VCC range digital potentiometer. However, the full ±5.5V bipolar capability remains accessible if V– is driven negative - no hardware change is needed, only supply configuration.
How does the HOLD pin affect SPI communication with the X9250TV24?
The HOLD pin pauses ongoing SPI transactions without resetting the internal state machine. To activate, bring HOLD low while SCK is low; resume by returning HOLD high, again with SCK low. During hold, SI/SO remain tri-stated and clocks are ignored - this prevents bus conflicts during MCU interrupt servicing or debug probe attachment.
What is the maximum allowable voltage on VH/RH and VL/RL pins relative to V+ and V–?
VH/RH pins must not exceed V+, and VL/RL pins must not fall below V–. Absolute maximum ratings specify VH/RH ≤ V+ and VL/RL ≥ V–, with V+ – V– ≤ 12V. Exceeding these violates the absolute maximum rating and risks permanent damage to the internal CMOS switches and resistor arrays of the X9250TV24.
Is the X9250TV24 pin-compatible with other members of the X9250 family?
Yes, all X9250 variants (X9250TV24, X9250TS24, X9250UV24, etc.) share identical 24-lead TSSOP and SOIC pinouts and electrical interfaces. Differences are limited to supply voltage ranges (e.g., X9250TV24-2.7 supports 2.7V–5.5V VCC), temperature grade, and packaging - enabling direct substitution in most designs without PCB revision.
X9250TV24 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- 0°C ~ 70°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250TV24 FAQ
1.How can I place an order for X9250TV24 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250TV24 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250TV24 reliable?
The price and inventory of X9250TV24 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250TV24 is usually 5 days.
3.What payment methods are accepted for X9250TV24?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250TV24 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250TV24?
X9250TV24 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250TV24 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250TV24?
For technical support, including X9250TV24 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250TV24 requirements.
6.How does Aetrix verify that X9250TV24 is sourced from the original manufacturer or authorized distributors?
All X9250TV24 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250TV24 meets industry standards.
7.What is the process for return or replacement of X9250TV24?
All X9250TV24 units undergo pre-shipment inspection (PSI). If there is an issue with X9250TV24, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250TV24 part is unused and in its original packaging.
Return procedure for X9250TV24:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250TV24 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

