Renesas X9250UV24I
- Part No.:
- X9250UV24I
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9250UV24I.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250UV24I from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, dual ±2.7V to ±5.5V analog supplies (V+/V−), and 24-lead TSSOP package. It integrates four independent 100kΩ potentiometers, each with nonvolatile data registers (DR0–DR3), wiper counter register (WCR), and <5µA standby current - used for precision gain/offset trimming in multi-channel instrumentation amplifiers.
For engineers reviewing the X9250UV24I datasheet, X9250UV24I pinout, X9250UV24I application, or X9250UV24I equivalent, key selection criteria include its 24-lead TSSOP footprint, -40°C to +85°C industrial temperature range, hardware write-protect (WP) pin, HOLD pin for SPI pause/resume, and support for dual-supply operation with V+ and V− rails.
Technical Context
The X9250UV24I implements four independent resistor arrays, each with 255 discrete segments and CMOS-switched wiper terminals (VW0–VW3). Wiper position is controlled via an 8-bit volatile Wiper Counter Register (WCR), loaded at power-up from DR0 or updated via SPI instructions including Write WCR, XFR DR→WCR, and Increment/Decrement.
It supports full SPI mode (CPOL=0, CPHA=0) with CS-active-low selection, SCK rising-edge sampling on SI and falling-edge output on SO. The device uses separate analog supplies (V+, V−) and digital supply (VCC = 2.7V–5.5V), enabling bipolar signal conditioning while maintaining low-noise performance (−120 dBV noise) and 0.4% resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100kΩ per potentiometer - sets maximum impedance range for voltage divider or variable resistor configurations. |
| Resolution | 256 taps (0.4%) - enables fine-grained adjustment of gain, offset, or threshold with ±1 MI absolute linearity error. |
| Supply ranges | VCC = 2.7V–5.5V; V+ = +2.7V–+5.5V; V− = −2.7V–−5.5V - supports true bipolar analog signal paths without level-shifting circuitry. |
| Standby current | <5µA total package - critical for battery-powered or always-on sensor front-ends requiring ultra-low quiescent power. |
| Nonvolatile endurance | 100,000 data changes per bit per register - ensures reliable lifetime calibration storage in field-deployed equipment. |
| Wiper resistance | 40Ω typical @ VCC = 5V - minimizes loading error when used as a two-terminal variable resistor in high-impedance feedback loops. |
| SPI clock frequency | Up to 2MHz - allows fast reconfiguration during system initialization or dynamic calibration sequences. |
Pinout & Package
Package: 24-lead Thin Shrink Small Outline Package (TSSOP), 4.4mm body width (MDP0044), RoHS-compliant, industrial temperature range (−40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: S0 | Serial Output | Three-state SPI data output; driven on falling SCK edge during read cycles; high-impedance when CS is high. |
| 2: A0 | Device Address LSB | Configures slave address bits A1:A0; enables up to four X9250UV24I devices on shared SPI bus. |
| 3: VW3/RW3 | Potentiometer 3 wiper | Output terminal of fourth potentiometer array; connects to amplifier feedback node or comparator input. |
| 4: V+ | Analog positive supply | Provides positive rail for all four XDCP analog sections; must be ≥ VCC and ≥ any VHx pin voltage. |
| 5: VCC | Digital system supply | Power for SPI interface logic and control circuitry; independent of analog supplies V+ and V−. |
| 6: VL0/RL0 | Pot 0 low terminal | Fixed end of first resistor array; tied to ground, reference voltage, or negative rail depending on configuration. |
| 7–10: HOLD, SCK, VL2/RL2, VH2/RH2 | Control & Pot 2 terminals | HOLD pauses ongoing SPI transfers; SCK clocks data; VL2/VH2 define second pot's voltage range. |
| 11–14: VW2/RW2, V−, VSS, VW1/RW1 | Wiper & ground references | V− supplies analog negative rail; VSS is digital ground; VW1/W2/W3 enable multi-channel wiper access. |
| 15–18: VH1/RH1, VL1/RL1, CS, A1 | Pot 1 terminals & chip select | CS enables active SPI communication; A1 completes 2-bit device address; VH1/VL1 set Pot 1 range. |
| 19–22: SI, WP, VH3/RH3, VL3/RL3 | Data input & write protect | SI accepts SPI opcodes and data; WP = LOW blocks nonvolatile writes to DR registers - prevents accidental calibration loss. |
| 23–24: VH0/RH0, VW0/RW0 | Pot 0 high terminal & wiper | VH0 defines upper voltage limit for Pot 0; VW0 delivers adjustable voltage/current from first potentiometer. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 256-tap pots | Enables simultaneous gain, offset, filter cutoff, and reference adjustment across four signal paths without external components. |
| Nonvolatile DR0–DR3 registers | Stores up to four distinct calibration settings per pot; recallable at power-up or via XFR instruction - eliminates boot-time host initialization. |
| Hardware write protection (WP) | Physically disables nonvolatile writes when pulled low - prevents firmware bugs or ESD events from corrupting factory-trimmed values. |
| HOLD pin for SPI pause/resume | Allows interruption of multi-byte transfers without resetting sequence state - essential for real-time systems sharing SPI bus with other peripherals. |
| Dual analog supplies (V+/V−) | Supports true bipolar operation (±2.7V to ±5.5V) for AC-coupled sensors, audio preamps, and motor control feedback without external level shifters. |
| Low-noise design (−120 dBV) | Minimizes added noise in precision measurement chains - critical for 16-bit+ ADC front-ends and low-level transducer interfaces. |
Applications
| Instrumentation Amplifier Gain Trim | Multi-Channel DAC Offset Calibration |
|---|---|
Use Scenario: Precision sensor signal conditioning where gain must be calibrated per channel to compensate for sensor-to-sensor variation. IC Role / Device Role / Timing Role: X9250UV24I acts as four independent programmable feedback resistors in INA128-style three-opamp topologies. Use Value: Enables one-time factory calibration stored in DR0, eliminating manual trimpots and reducing test time by >40% in production. |
Use Scenario: Industrial PLC analog output modules requiring per-channel zero/offset correction before DAC output stages. IC Role / Device Role / Timing Role: X9250UV24I serves as four 2-terminal variable resistors in summing junctions of precision opamp-based DAC buffers. Use Value: Achieves <±1 LSB offset correction over temperature using nonvolatile DR registers - no recalibration needed after power cycle. |
| Programmable Hysteresis Comparator | Bipolar Audio Tone Control |
Use Scenario: Threshold detection circuits needing user-adjustable hysteresis windows in battery-powered environmental monitors. IC Role / Device Role / Timing Role: X9250UV24I configures R1/R2 feedback network around LM393 comparators to set upper/lower trip points. Use Value: Delivers stable hysteresis width (±0.6% relative linearity) across −40°C to +85°C - outperforms mechanical pots by 10× in thermal drift. |
Use Scenario: High-fidelity audio equipment requiring digital control of bass/treble response without analog switch artifacts. IC Role / Device Role / Timing Role: X9250UV24I implements dual-ganged tone stack networks (e.g., Baxandall) with matched 100kΩ arrays. Use Value: Provides monotonic, glitch-free attenuation (0.4% resolution) and <5µA standby draw - extends portable device runtime by 3.2 hours per charge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10kΩ pot; single 2.7–5.5V supply; I²C interface; no V+/V− dual-rail support. | Limited to unipolar signal paths; lacks hardware write-protect and HOLD functionality. | Choose for cost-sensitive, single-supply designs where bipolar operation and robust write protection are unnecessary. |
| MCP42050-I/SL | Quad 50kΩ pot; SPI interface; 2.7–5.5V supply only; no analog dual-rail (V+/V−) capability. | Cannot configure true bipolar attenuators or offset networks; lower resolution (128 taps vs. 256). | Select when board space permits SOIC-14 and system requires only unipolar adjustment with simpler supply scheme. |
Compared with AD5204BRUZ10 and MCP42050-I/SL, the X9250UV24I uniquely supports dual analog supplies (V+/V−), hardware write protection, and 256-tap resolution - making it the only option for precision bipolar instrumentation requiring field-robust calibration retention.
Availability
X9250UV24I is available at Aetrix Electronics and suitable for industrial sensor conditioning, multi-channel data acquisition, and programmable analog front-end designs requiring stable component supply, long-term calibration integrity, and RoHS-compliant packaging.
Supply support for X9250UV24I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in high-performance analog and mixed-signal ICs for industrial, aerospace, and communications markets.
The X9250UV24I belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimmers in precision analog systems requiring nonvolatile calibration, low noise, and industrial-grade reliability.
FAQ
What is the operating temperature range for the X9250UV24I?
The X9250UV24I is rated for industrial operation from −40°C to +85°C. This range is confirmed in the Ordering Information table on page 2 of FN8165 Rev.3.00, where X9250UV24I is explicitly listed with "−40 to +85" under TEMP. RANGE. Its TSSOP package (MDP0044) and internal design meet this specification without derating.
Does the X9250UV24I support true bipolar analog operation?
Yes, the X9250UV24I supports true bipolar analog operation via dedicated V+ and V− pins, rated from −5.5V to −2.7V and +2.7V to +5.5V respectively. This allows direct connection to ±3V, ±5V, or ±4.5V analog signal paths - unlike single-supply DCPs - and is verified in the RECOMMENDED OPERATING CONDITIONS table (page 11) and ABSOLUTE MAXIMUM RATINGS (page 11).
How many nonvolatile data registers does each potentiometer in the X9250UV24I have?
Each of the four potentiometers in the X9250UV24I has four independent 8-bit nonvolatile Data Registers (DR0 through DR3), as stated in the FEATURES section (page 1) and detailed in the DEVICE DESCRIPTION (page 4). These registers retain data for 100 years and withstand 100,000 write cycles per bit.
What is the purpose of the HOLD pin on the X9250UV24I?
The HOLD pin on the X9250UV24I allows pausing an ongoing SPI transaction without resetting the command sequence. When brought LOW while SCK is LOW, it suspends communication; bringing it HIGH resumes from the same point. This is documented in the PIN DESCRIPTIONS section (page 3) and illustrated in Figure 7 (page 7) of FN8165 Rev.3.00.
Can the X9250UV24I be used as a two-terminal variable resistor?
Yes, the X9250UV24I can be configured as a two-terminal variable resistor by connecting either VH/RH or VL/RL to a fixed potential and using VW/RW as the adjustable terminal. The datasheet explicitly states this capability in the DESCRIPTION section (page 1) and shows two-terminal use cases in Application Circuits (pages 17–18), including variable current and inverting amplifier configurations.
X9250UV24I Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250UV24I FAQ
1.How can I place an order for X9250UV24I through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250UV24I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250UV24I reliable?
The price and inventory of X9250UV24I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250UV24I is usually 5 days.
3.What payment methods are accepted for X9250UV24I?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250UV24I transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250UV24I?
X9250UV24I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250UV24I order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250UV24I?
For technical support, including X9250UV24I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250UV24I requirements.
6.How does Aetrix verify that X9250UV24I is sourced from the original manufacturer or authorized distributors?
All X9250UV24I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250UV24I meets industry standards.
7.What is the process for return or replacement of X9250UV24I?
All X9250UV24I units undergo pre-shipment inspection (PSI). If there is an issue with X9250UV24I, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250UV24I part is unused and in its original packaging.
Return procedure for X9250UV24I:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250UV24I Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

