Renesas X9250UV24I-2.7
- Part No.:
- X9250UV24I-2.7
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9250UV24I-2.7.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250UV24I-2.7 from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, dual analog supplies (V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V), and nonvolatile wiper position storage. It operates across –40°C to +85°C in a 24-lead TSSOP package and supports precision voltage divider, gain control, and offset adjustment in mixed-signal systems.
For engineers reviewing the X9250UV24I-2.7 datasheet, X9250UV24I-2.7 pinout, X9250UV24I-2.7 application, or X9250UV24I-2.7 equivalent, key selection considerations include its 2.7V–5.5V VCC range, ±2.7V to ±5.5V dual analog supply capability, 100kΩ/50kΩ selectable end-to-end resistance, 40Ω typical wiper resistance at 5V, and hardware write-protect (WP) functionality for register integrity.
Technical Context
The X9250UV24I-2.7 integrates four independent 255-segment resistor arrays, each controlled by an 8-bit volatile Wiper Counter Register (WCR) and four 8-bit nonvolatile Data Registers (DR0–DR3). Wiper position is updated via SPI instructions including direct WCR load, DR-to-WCR transfer, and increment/decrement mode with real-time SCK-edge-triggered stepping.
Its SPI interface complies with standard mode-0 timing (CPOL=0, CPHA=0), supports up to 2MHz clock frequency, and features tri-state SO/SI pins for bus sharing. The HOLD pin enables serial communication pause without reset, while A0/A1 address inputs allow up to four devices on one SPI bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7V to 5.5V - Enables operation from single 3.3V or 5V rails without level-shifting. |
| Analog Supplies | V+ = +2.7V to +5.5V, V– = –2.7V to –5.5V - Supports true bipolar signal conditioning and rail-to-rail wiper voltage swing. |
| Resolution | 256 taps (0.4% step size) - Provides 8-bit granularity for precise analog parameter tuning. |
| Wiper Resistance | 40Ω typical @ VCC = 5V - Minimizes loading error in high-impedance feedback paths. |
| Standby Current | <5µA total package - Suitable for battery-powered instrumentation with low-power sleep modes. |
| Data Retention | 100 years - Ensures factory-calibrated settings persist over product lifetime without refresh. |
| Endurance | 100,000 data changes per bit per register - Supports frequent recalibration in test & measurement equipment. |
Pinout & Package
Package: 24-lead TSSOP (4.4mm body width, MDP0044 footprint), RoHS-compliant, rated for –40°C to +85°C industrial temperature range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable for SPI communication; places SO in high-impedance when deasserted. |
| SCK | Serial Clock | Mode-0 SPI clock input; rising edge latches SI, falling edge clocks SO. |
| SI / SO | Serial Data In / Out | Half-duplex SPI data lines; tri-state capable for shared-bus topology. |
| A0, A1 | Device Address | Set LSBs of 8-bit slave address; support up to 4 devices on same SPI bus. |
| HOLD | Communication Pause | Halts ongoing SPI transaction without resetting state; requires SCK LOW during assertion. |
| WP | Hardware Write Protect | LOW disables nonvolatile writes to Data Registers-prevents accidental configuration loss. |
| VH0–VH3 / VL0–VL3 | Pot Terminal Inputs | Fixed high/low ends of each resistor array; connect to analog supply rails or signal nodes. |
| VW0–VW3 | Wiper Outputs | Variable tap points; deliver interpolated voltage between VHx and VLx based on WCR value. |
| V+, V– | Analog Supply Rails | Power the resistor arrays and switches; define full-scale wiper voltage range. |
| VCC, VSS | Digital Supply / Ground | Power SPI interface and logic; independent from analog supplies for noise isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Independent Potentiometers | Four 256-tap arrays share one SPI interface-reduces board space vs. discrete pots or multiple ICs. |
| Nonvolatile Wiper Storage | DR0 automatically loads to WCR at power-up-ensures known startup state without host initialization. |
| Hardware Write Protection | WP pin physically blocks NV writes-eliminates risk of firmware corruption during system updates. |
| Increment/Decrement Mode | Real-time wiper stepping via SI level during SCK pulses-enables fine manual or closed-loop tuning. |
| Dual-Supply Analog Section | V+/V– rails support ±2.7V to ±5.5V operation-enables bipolar signal processing without external level shifters. |
Applications
| Audio Signal Level Control | Programmable Gain Amplifier |
|---|---|
Use Scenario: Adjusting volume or balance in professional audio mixers with digital control and power-loss recovery. IC Role / Device Role / Timing Role: Acts as digitally addressed voltage divider between line-level signals and op-amp inputs. Use Value: 100-year data retention preserves user presets; 40Ω wiper resistance avoids high-frequency roll-off in 10kΩ–100kΩ audio paths. | Use Scenario: Setting closed-loop gain in instrumentation amplifiers where calibration must survive power cycles. IC Role / Device Role / Timing Role: Configures feedback resistor ratio in noninverting amplifier topology using two terminals per pot. Use Value: Dual V+/V– supplies enable gain setting for bipolar input signals; 0.4% resolution supports ≤0.5dB gain accuracy. |
| Offset Voltage Calibration | DC-DC Converter Feedback Tuning |
Use Scenario: Compensating sensor offset in industrial temperature or pressure transmitters. IC Role / Device Role / Timing Role: Injects adjustable DC bias into op-amp summing junction to null sensor zero-point error. Use Value: Nonvolatile DR storage retains calibrated offset across field deployments; 256-step resolution achieves ≤1mV adjustment in 0.25V span. | Use Scenario: Dynamically adjusting output voltage setpoint in programmable DC-DC modules. IC Role / Device Role / Timing Role: Replaces fixed resistors in feedback divider of voltage regulator ICs (e.g., LM317, TLV707). Use Value: Hardware WP prevents accidental reprogramming during hot-swap events; 2.7V VCC support enables direct microcontroller interfacing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | I²C interface only; 256-tap, 10kΩ end-to-end; no dual analog supplies (VDD/VSS only); 3V–5.5V operation. | Lacks bipolar analog capability; unsuitable for ±V signal paths; simpler I²C integration but no HOLD/WP pins. | Select when system uses I²C exclusively and operates only on unipolar analog rails. |
| MCP42010-I/SL | Single-supply only (2.7V–5.5V); 256-tap, 10kΩ; SPI interface; no nonvolatile storage (wiper resets on power cycle). | Requires host MCU to reload wiper positions at startup; lower cost but higher firmware overhead. | Select when cost sensitivity outweighs need for power-cycle persistence and bipolar operation. |
Compared with AD5242BRUZ10 and MCP42010-I/SL, the X9250UV24I-2.7 uniquely supports true bipolar analog signal ranges via independent V+/V– rails, retains settings for 100 years without backup power, and provides hardware write protection-making it optimal for industrial calibration and high-reliability mixed-signal systems.
Availability
X9250UV24I-2.7 is available at Aetrix Electronics and suitable for industrial instrumentation, programmable power supplies, and audio equipment requiring stable component supply, long-term calibration retention, and bipolar analog signal handling.
Supply support for X9250UV24I-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.
The X9250 family was designed to replace mechanical potentiometers in automated calibration, sensor compensation, and programmable analog signal conditioning-emphasizing nonvolatility, low noise, and robust SPI control.
FAQ
What is the minimum VCC voltage supported by the X9250UV24I-2.7?
The X9250UV24I-2.7 supports a VCC range of 2.7V to 5.5V. Its "-2.7" suffix explicitly denotes compliance with 2.7V minimum operation, enabling direct use with 3.3V microcontrollers and low-voltage systems without level translation. This is confirmed in the Ordering Information table and RECOMMENDED OPERATING CONDITIONS section of FN8165 Rev.3.00.
Does the X9250UV24I-2.7 support bipolar analog signals?
Yes, the X9250UV24I-2.7 supports true bipolar operation via dedicated V+ and V– pins, rated from –2.7V to –5.5V and +2.7V to +5.5V respectively. This allows wiper voltages to swing across the full range between these rails, enabling use in AC-coupled circuits, op-amp offset nulling, and other applications requiring negative signal handling-distinct from single-supply digital pots.
How many nonvolatile registers does each potentiometer in the X9250UV24I-2.7 have?
Each of the four potentiometers in the X9250UV24I-2.7 has four independent 8-bit nonvolatile Data Registers (DR0–DR3). These store wiper positions or system parameters with 100-year retention and 100,000 write cycles per bit. DR0 is automatically loaded to the volatile Wiper Counter Register (WCR) at power-up, ensuring repeatable startup behavior without host intervention.
What is the purpose of the HOLD pin on the X9250UV24I-2.7?
The HOLD pin on the X9250UV24I-2.7 pauses ongoing SPI communication without resetting the internal command state. When asserted LOW while SCK is LOW, it freezes data transfer mid-sequence; bringing HOLD HIGH (with SCK still LOW) resumes exactly where it left off. This enables time-critical host systems to defer servicing without aborting multi-byte instructions like Global XFR or Increment/Decrement.
Can the X9250UV24I-2.7 be used as a two-terminal variable resistor?
Yes, the X9250UV24I-2.7 can operate as a two-terminal variable resistor by connecting either VHx or VLx to the wiper VWx and using the remaining terminal as the variable node. The datasheet explicitly states this configuration is supported, and the 40Ω typical wiper resistance ensures minimal series impedance impact. This mode is commonly used in current-limiting, LED brightness control, and programmable load applications.
X9250UV24I-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250UV24I-2.7 FAQ
1.How can I place an order for X9250UV24I-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250UV24I-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250UV24I-2.7 reliable?
The price and inventory of X9250UV24I-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250UV24I-2.7 is usually 5 days.
3.What payment methods are accepted for X9250UV24I-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250UV24I-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250UV24I-2.7?
X9250UV24I-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250UV24I-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250UV24I-2.7?
For technical support, including X9250UV24I-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250UV24I-2.7 requirements.
6.How does Aetrix verify that X9250UV24I-2.7 is sourced from the original manufacturer or authorized distributors?
All X9250UV24I-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250UV24I-2.7 meets industry standards.
7.What is the process for return or replacement of X9250UV24I-2.7?
All X9250UV24I-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with X9250UV24I-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250UV24I-2.7 part is unused and in its original packaging.
Return procedure for X9250UV24I-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250UV24I-2.7 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

