Renesas X9250UV24IZ
- Part No.:
- X9250UV24IZ
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
X9250UV24IZ.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,623
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
X9250UV24IZ from Intersil is a quad digitally controlled potentiometer (XDCP™) with 256-tap resolution per channel, SPI serial interface, and dual analog supply capability (V+ = +2.7V to +5.5V, V− = −2.7V to −5.5V). It integrates four independent 100kΩ resistor arrays in a single 24-lead TSSOP package, supporting three-terminal potentiometer or two-terminal variable resistor configurations in precision analog signal conditioning circuits.
For engineers reviewing the X9250UV24IZ datasheet, X9250UV24IZ pinout, X9250UV24IZ application, or X9250UV24IZ equivalent, this device delivers nonvolatile wiper position storage, <5µA standby current, 0.4% resolution, and hardware write protection - critical for recalibration-critical industrial control, programmable gain amplifiers, and embedded sensor calibration systems requiring long-term setting retention without external EEPROM.
Technical Context
The X9250UV24IZ implements four independent 255-segment resistor arrays with CMOS switch-controlled wipers, each driven by an 8-bit volatile Wiper Counter Register (WCR) and backed by four 8-bit nonvolatile Data Registers (DR0–DR3). Power-up automatically loads DR0 into the WCR, enabling deterministic startup behavior without host initialization.
Its SPI interface supports full-duplex communication at up to 2MHz, with dedicated HOLD and WP pins for bus arbitration and write protection. The device operates across −40°C to +85°C with separate analog supplies (V+/V−) decoupled from digital VCC, enabling true bipolar operation and minimizing ground loop interference in mixed-signal applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 100kΩ per potentiometer - defines maximum voltage division range and sets minimum load impedance for stable wiper voltage output |
| Resolution | 256 taps (0.4%) - enables fine-grained analog adjustment with ±1 MI absolute linearity error over full range |
| Supply range | VCC = 2.7V–5.5V; V+ = +2.7V–+5.5V; V− = −2.7V–−5.5V - supports single-supply or true bipolar analog signal paths |
| Standby current | <5µA total - allows battery-backed or low-power always-on calibration memory retention |
| Nonvolatile endurance | 100,000 data changes per bit - ensures reliable field recalibration over product lifetime without wear-out concerns |
| Wiper resistance | 40Ω typical @ VCC = 5V - minimizes insertion error in low-impedance feedback loops and attenuator networks |
| Operating temperature | −40°C to +85°C - qualified for industrial-grade embedded systems including motor drives and PLC I/O modules |
Pinout & Package
Package: 24-lead TSSOP (4.4mm width), RoHS-compliant Pb-free plus anneal finish (MDP0044 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 S0 | Serial Output | Three-state data output; shifts out register contents on falling SCK edge during read operations |
| 2 A0 | Device Address LSB | Configures slave address bits A1:A0; enables up to four X9250UV24IZ devices on shared SPI bus |
| 3 VW3/RW3 | Potentiometer 3 wiper | Provides adjustable tap point for third 100kΩ array; connects to amplifier feedback or bias node |
| 4 V+ | Analog positive supply | Bias voltage for upper terminal of all four resistor arrays; must exceed all VH/RH voltages |
| 5 VCC | Digital system supply | Power for SPI interface logic and control circuitry; independent from analog V+/V− rails |
| 6 VL0/RL0 | Potentiometer 0 lower terminal | Fixed end of first resistor array; tied to reference ground or negative rail in bipolar configuration |
| 7 HOLD | Serial interface pause | Halts ongoing SPI transaction without resetting state; requires SCK LOW before assertion |
| 8 SCK | Serial clock input | Drives all SPI timing; rising edge latches SI data, falling edge clocks SO data |
| 9 VL2/RL2 | Potentiometer 2 lower terminal | Fixed end of third resistor array; used in dual-channel offset trimming or differential gain control |
| 10 VH2/RH2 | Potentiometer 2 upper terminal | Fixed end of third resistor array; referenced to V+ in unipolar mode or mid-rail in split-supply designs |
| 11 VW2/RW2 | Potentiometer 2 wiper | Adjustable output of third array; commonly used for programmable threshold or reference voltage |
| 12 V− | Analog negative supply | Bias voltage for lower terminal of all four resistor arrays; must be below all VL/RL voltages |
| 13 VSS | Digital ground | Reference for VCC and digital I/O; isolated from analog V− to prevent noise coupling |
| 14 VW1/RW1 | Potentiometer 1 wiper | Adjustable output of second array; often paired with VW0 for dual-gain instrumentation amplifier tuning |
| 15 VH1/RH1 | Potentiometer 1 upper terminal | Fixed end of second resistor array; connected to V+ or system positive rail |
| 16 VL1/RL1 | Potentiometer 1 lower terminal | Fixed end of second resistor array; tied to VSS or V− depending on configuration |
| 17 VH3/RH3 | Potentiometer 3 upper terminal | Fixed end of fourth resistor array; used in multi-channel sensor biasing or power supply margining |
| 18 VL3/RL3 | Potentiometer 3 lower terminal | Fixed end of fourth resistor array; referenced to V− in true bipolar signal chains |
| 19 CS | Chip select | Active-low enable; must transition HIGH→LOW before any SPI command; places SO in high-Z when deasserted |
| 20 A1 | Device Address MSB | Completes 2-bit slave address with A0; determines which device responds on shared SPI bus |
| 21 SI | Serial Input | Data input for instructions, addresses, and register values; latched on rising SCK edge |
| 22 WP | Hardware write protect | Low-active lock for nonvolatile writes; prevents accidental DR0–DR3 corruption during firmware updates |
| 23 VH0/RH0 | Potentiometer 0 upper terminal | Fixed end of first resistor array; primary channel for main signal path gain or offset control |
| 24 VW0/RW0 | Potentiometer 0 wiper | Main adjustable output; typically connected to op-amp inverting input or DAC reference node |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 256-tap potentiometers | Enables simultaneous calibration of multiple analog channels (e.g., multi-axis sensor front-ends) without discrete component count increase |
| Nonvolatile wiper storage (DR0–DR3) | Retains calibrated settings across power cycles-eliminates need for external EEPROM or MCU-based recalibration routines |
| SPI interface with HOLD and WP pins | Allows seamless integration into resource-constrained microcontrollers while preventing unintended writes during firmware updates |
| Dual analog supply (V+/V−) | Supports true bipolar operation down to ±2.7V, enabling direct interfacing with op-amps and ADCs in ±5V or ±3.3V systems |
| 100-year data retention | Guarantees factory or field calibration remains valid over full product lifecycle, critical for medical and aerospace applications |
| 24-lead TSSOP (Pb-free) | Compact footprint compatible with automated SMT assembly; meets RoHS requirements without reflow compatibility compromises |
Applications
| Programmable Gain Amplifier | Industrial Sensor Calibration |
|---|---|
|
Use Scenario: Adjusting closed-loop gain in precision instrumentation amplifiers for varying sensor output ranges. IC Role / Device Role / Timing Role: X9250UV24IZ acts as digitally programmable feedback resistor network, replacing mechanical trimpots with remote recalibration capability. Use Value: Enables automatic gain switching via MCU SPI commands, reducing manual calibration labor and improving test throughput in production. |
Use Scenario: Compensating for offset and sensitivity drift in pressure, temperature, and current sensors over temperature and time. IC Role / Device Role / Timing Role: X9250UV24IZ provides nonvolatile trim points for zero and span adjustments in sensor signal conditioning circuits. Use Value: Maintains calibration accuracy for 100 years without battery backup, eliminating periodic recalibration in inaccessible field-deployed equipment. |
| Programmable Voltage Reference | Motor Drive Current Limit Tuning |
|
Use Scenario: Generating stable, software-adjustable reference voltages for ADCs, DACs, and comparators in mixed-signal systems. IC Role / Device Role / Timing Role: X9250UV24IZ functions as a three-terminal potentiometer between V+ and V−, producing ratiometric references independent of VCC fluctuations. Use Value: Delivers 0.4% resolution and ±20 ppm/°C ratiometric TC, ensuring reference stability across industrial temperature ranges. |
Use Scenario: Setting precise overcurrent trip thresholds in BLDC and stepper motor drivers to match motor winding characteristics. IC Role / Device Role / Timing Role: X9250UV24IZ adjusts the sense resistor divider ratio feeding current-limit comparators in gate driver ICs. Use Value: Allows OEMs to tune current limits per motor variant using same PCB layout, reducing BOM variants and qualification effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad 10kΩ pot, SPI interface, single 2.7–5.5V supply, no V+/V− dual analog rails | Limited to unipolar operation; lacks true bipolar support and higher resistance range for high-impedance nodes | Select when only unipolar 10kΩ adjustment is needed and board space permits larger 24-TSSOP footprint |
| MCP42050-I/SL | Quad 50kΩ pot, SPI interface, single 2.7–5.5V supply, no nonvolatile storage | Volatile-only wiper registers require MCU to reload settings at every power-up | Choose for cost-sensitive consumer applications where recalibration at boot is acceptable and 50kΩ matches design impedance |
Compared with AD5204BRUZ10 and MCP42050-I/SL, the X9250UV24IZ uniquely combines 100kΩ resistance, dual V+/V− analog supplies, and 100-year nonvolatile storage - making it the only option for recalibration-critical bipolar signal chains requiring zero-maintenance field longevity.
Availability
X9250UV24IZ is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable gain amplifiers, and motor drive current limit tuning requiring stable component supply and long-term parameter retention.
Supply support for X9250UV24IZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor manufacturer specializing in high-performance analog and mixed-signal ICs for industrial, communications, and computing markets.
The X9250UV24IZ belongs to Intersil's XDCP™ family of digitally controlled potentiometers, designed specifically for replacing mechanical trimpots in recalibration-critical analog systems requiring nonvolatile setting retention and true bipolar operation.
FAQ
What is the operating voltage range for analog supplies on the X9250UV24IZ?
The X9250UV24IZ supports dual analog supplies: V+ ranges from +2.7V to +5.5V and V− ranges from −2.7V to −5.5V. This enables true bipolar operation for analog signal conditioning in ±3.3V or ±5V systems. The digital VCC supply operates independently from 2.7V to 5.5V, allowing flexible power domain partitioning. All analog pin voltages must remain within V− and V+ at all times.
How does nonvolatile storage work in the X9250UV24IZ?
The X9250UV24IZ contains four 8-bit nonvolatile Data Registers (DR0–DR3) per potentiometer. Writing to these registers initiates an internal 5–10ms high-voltage write cycle, triggered by CS going HIGH after the write sequence. Upon power-up, DR0 automatically loads into the volatile Wiper Counter Register (WCR), restoring the last saved wiper position without MCU intervention. Data retention is guaranteed for 100 years.
Can the X9250UV24IZ be used as a two-terminal variable resistor?
Yes, the X9250UV24IZ can operate as a two-terminal variable resistor by connecting either VH/RH or VL/RL to the wiper VW/RW, leaving the other terminal open or grounded. This configuration is commonly used in programmable current sources, LED brightness control, and RC timing networks. Wiper resistance is 40Ω typical at 5V, minimizing impact on low-impedance paths.
What is the maximum SPI clock frequency supported by the X9250UV24IZ?
The X9250UV24IZ supports SPI clock frequencies up to 2.0MHz, with minimum cycle time of 500ns, high-time of 200ns, and low-time of 200ns. Setup and hold times for SI, SCK, CS, and HOLD are 50ns and 75ns respectively. These timing parameters ensure reliable communication with standard microcontrollers including ARM Cortex-M and PIC families without requiring special clock dividers or wait states.
How many devices can share the same SPI bus with the X9250UV24IZ?
Up to four X9250UV24IZ devices can share a single SPI bus using the A0 and A1 address pins to configure unique 2-bit slave addresses. Each device compares incoming address bits against its physical A0/A1 state; only the matching device responds to commands. This eliminates the need for individual chip-select lines and simplifies routing in multi-channel calibration systems.
X9250UV24IZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- ±5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±300ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 150
X9250UV24IZ FAQ
1.How can I place an order for X9250UV24IZ through Aetrix?
Please submit a Request for Quotation (RFQ) for X9250UV24IZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for X9250UV24IZ reliable?
The price and inventory of X9250UV24IZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for X9250UV24IZ is usually 5 days.
3.What payment methods are accepted for X9250UV24IZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for X9250UV24IZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for X9250UV24IZ?
X9250UV24IZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your X9250UV24IZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for X9250UV24IZ?
For technical support, including X9250UV24IZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your X9250UV24IZ requirements.
6.How does Aetrix verify that X9250UV24IZ is sourced from the original manufacturer or authorized distributors?
All X9250UV24IZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that X9250UV24IZ meets industry standards.
7.What is the process for return or replacement of X9250UV24IZ?
All X9250UV24IZ units undergo pre-shipment inspection (PSI). If there is an issue with X9250UV24IZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The X9250UV24IZ part is unused and in its original packaging.
Return procedure for X9250UV24IZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
X9250UV24IZ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

